1. 10 Jul, 2019 3 commits
  2. 28 Jun, 2019 1 commit
  3. 26 Jun, 2019 1 commit
  4. 18 May, 2019 1 commit
  5. 02 May, 2019 1 commit
  6. 30 Apr, 2019 8 commits
  7. 26 Apr, 2019 1 commit
  8. 10 Apr, 2019 1 commit
  9. 24 Mar, 2019 1 commit
  10. 14 Mar, 2019 1 commit
  11. 13 Mar, 2019 1 commit
  12. 06 Mar, 2019 2 commits
  13. 05 Mar, 2019 1 commit
  14. 04 Mar, 2019 1 commit
  15. 01 Mar, 2019 1 commit
  16. 27 Feb, 2019 1 commit
  17. 24 Jan, 2019 1 commit
    • add tests for synth_anlogic and 'regression' · e0c895b0
      1. Add tests for synth_anlogic command
      Now this tests are commented because of:
      + iverilog -o testbench ../testbench.v synth.v ../../common.v
      ../../../../../techlibs/common/simcells.v
      ../../../../../techlibs/anlogic/cells_sim.v
      ../../../../../techlibs/anlogic/cells_sim.v:20: error: Unable to bind
      wire/reg/memory `A' in `testbench.uut._09_'
      ../../../../../techlibs/anlogic/cells_sim.v:20: error: Unable to
      elaborate r-value: (INIT)>>(A)
      2 error(s) during elaboration.
      
      2. Add 'regression' test
      SergeyDegtyar committed