1. 26 Apr, 2019 1 commit
  2. 20 Apr, 2019 2 commits
  3. 11 Apr, 2019 1 commit
  4. 10 Apr, 2019 1 commit
  5. 04 Apr, 2019 2 commits
  6. 03 Apr, 2019 3 commits
  7. 29 Mar, 2019 1 commit
  8. 28 Mar, 2019 1 commit
  9. 27 Mar, 2019 1 commit
  10. 25 Mar, 2019 1 commit
  11. 24 Mar, 2019 2 commits
  12. 21 Mar, 2019 1 commit
  13. 19 Mar, 2019 1 commit
  14. 14 Mar, 2019 2 commits
  15. 13 Mar, 2019 2 commits
  16. 09 Mar, 2019 2 commits
  17. 08 Mar, 2019 1 commit
  18. 06 Mar, 2019 2 commits
  19. 05 Mar, 2019 1 commit
  20. 04 Mar, 2019 1 commit
  21. 01 Mar, 2019 2 commits
  22. 28 Feb, 2019 1 commit
    • Add and update tests in simple and misc groups · 1eff43de
      Add tests for splitnets command
      Expand coverage for trace command
      Expand coverage for splice command (tests for options)
      Expand coverage for scc command (different loops)
      Expand coverage for rename command
      Change test for passes/techmap/deminout
      Update test for 'dff2dffe -direct' command
      Add test for 'dffsr2dff' command
      Expand coverage for iopadmap command
      SergeyDegtyar committed
  23. 27 Feb, 2019 1 commit
  24. 21 Feb, 2019 4 commits
  25. 20 Feb, 2019 1 commit
    • Add new tests to 'simple' and 'misc' test groups · 50fc2cde
      simple & misc
      ===========
      Note that some of commands you can not test with checking with testbench
      so those place in misc.
      
      1. passes/cmds/add.cc
      Note that here you need to load some existing verilog and add additional
      wires, inputs or outputs
      2. passes/cmds/blackbox.cc
      you could create design with sub module, execute blackbox  and check if
      sub module is replaced with blackbox module.
      3. passes/cmds/bugpoint.cc
      
      4. passes/cmds/chformal.cc
      
      5. passes/cmds/chtype.cc
      
      6. passes/cmds/connect.cc
      Maybe can be covered together with add command
      
      7.passes/cmds/connwrappers.cc
      
      8. passes/cmds/design.cc
      missing covering -import option
      
      9.passes/cmds/plugin.cc
      
      10. passes/cmds/rename.cc
      rename parts of existing design
      
      11. /passes/cmds/select.cc
      Lot of options is not used , so room to improve
      
      12.passes/cmds/setattr.cc
      note there are 3 commands to cover here
      
      13. passes/cmds/setundef.cc
      setting with one, anyseq, anyconst ...
      
      14. passes/sat/assertpmux.cc
      15. passes/sat/async2sync.cc
      16. passes/sat/eval.cc
      17. passes/sat/freduce.cc
      18. passes/sat/miter.cc
      run with -assert option
      19. passes/sat/sat.cc
      many options are not tested
      20. passes/sat/sim.cc
      
      21. passes/techmap/flowmap.cc
      SergeyDegtyar committed
  26. 11 Feb, 2019 1 commit
  27. 06 Feb, 2019 1 commit
    • Add test group for equiv_* commands · 5b39f7c6
      Testing problems:
      
      1. coverage_html/passes/equiv/equiv_make.cc.gcov.html - 164-227 are not
      covered;
      2. coverage_html/passes/equiv/equiv_add.cc.gcov.html - is not covered
      ("ERROR: This command must be executed in module context!")
      SergeyDegtyar committed