1. 12 Oct, 2019 1 commit
  2. 07 Oct, 2019 1 commit
  3. 30 Sep, 2019 1 commit
  4. 10 Sep, 2019 2 commits
  5. 09 Sep, 2019 2 commits
  6. 09 Aug, 2019 1 commit
  7. 07 Aug, 2019 1 commit
  8. 29 Jul, 2019 1 commit
  9. 15 Jul, 2019 1 commit
  10. 26 Jun, 2019 1 commit
  11. 24 Jun, 2019 1 commit
  12. 28 May, 2019 1 commit
  13. 03 May, 2019 1 commit
  14. 26 Apr, 2019 1 commit
  15. 11 Apr, 2019 1 commit
  16. 10 Apr, 2019 1 commit
  17. 03 Apr, 2019 1 commit
  18. 28 Feb, 2019 1 commit
  19. 27 Jan, 2019 1 commit
  20. 24 Jan, 2019 1 commit
    • add tests for synth_anlogic and 'regression' · e0c895b0
      1. Add tests for synth_anlogic command
      Now this tests are commented because of:
      + iverilog -o testbench ../testbench.v synth.v ../../common.v
      ../../../../../techlibs/common/simcells.v
      ../../../../../techlibs/anlogic/cells_sim.v
      ../../../../../techlibs/anlogic/cells_sim.v:20: error: Unable to bind
      wire/reg/memory `A' in `testbench.uut._09_'
      ../../../../../techlibs/anlogic/cells_sim.v:20: error: Unable to
      elaborate r-value: (INIT)>>(A)
      2 error(s) during elaboration.
      
      2. Add 'regression' test
      SergeyDegtyar committed
  21. 15 Jan, 2019 1 commit