Commits · e0ad9de7ea8c8fd34072a712f4579767b9055d6e · lvzhengyang / abc · GitLab

03 Apr, 2016 2 commits
- Improvements to delay-optimization in &satlut. · e0ad9de7
  Alan Mishchenko committed 8 years ago
  
  e0ad9de7 Browse Directory
- Enabling native Gia visualization in &show. · d53161a7
  Alan Mishchenko committed 8 years ago
  
  d53161a7 Browse Directory
02 Apr, 2016 1 commit
- Allowing Cba manager to be derived from another Cba manager. · 9074d19d
  Alan Mishchenko committed 8 years ago
  
  9074d19d Browse Directory
31 Mar, 2016 1 commit
- Windowing for technology mapping. · 7724dfcc
  Alan Mishchenko committed 8 years ago
  
  7724dfcc Browse Directory
28 Mar, 2016 1 commit
- Bug fix in truth table reading for funcs with less than 6 vars. · e026f05a
  Alan Mishchenko committed 8 years ago
  
  e026f05a Browse Directory
25 Mar, 2016 1 commit
- Sorting multiplier inputs based on the number of constant bits. · 72ffddb0
  Alan Mishchenko committed 8 years ago
  
  72ffddb0 Browse Directory
19 Mar, 2016 1 commit
- Typo in operator in Wlc_Ntk_t. · a4d6e2f8
  Alan Mishchenko committed 8 years ago
  
  a4d6e2f8 Browse Directory
18 Mar, 2016 1 commit
- Supporting bit-wise XNOR operator in Wlc_Ntk_t. · 65ee47c5
  Alan Mishchenko committed 8 years ago
  
  65ee47c5 Browse Directory
11 Mar, 2016 1 commit
- Supporting complemented reduction operators. · b2ad140a
  Alan Mishchenko committed 8 years ago
  
  b2ad140a Browse Directory
10 Mar, 2016 1 commit
- Supporting complemented reduction operators. · 74328f52
  Alan Mishchenko committed 8 years ago
  
  74328f52 Browse Directory
09 Mar, 2016 1 commit
- Change error to warning in 'scorr'. · 847d661b
  Alan Mishchenko committed 8 years ago
  
  847d661b Browse Directory
04 Mar, 2016 1 commit
- Supporting ~^ as equality operator in Wlc. · 12fac91f
  Alan Mishchenko committed 9 years ago
  
  12fac91f Browse Directory
26 Feb, 2016 1 commit
- New hierarchical TT NPN matching. · cf702af6
  Alan Mishchenko committed 9 years ago
  
  cf702af6 Browse Directory
14 Feb, 2016 1 commit
- Improving bit-blasting of a multiplier and squarer. · c8962e94
  Alan Mishchenko committed 9 years ago
  
  c8962e94 Browse Directory
13 Feb, 2016 1 commit
- Adding support for a different bit-blasting of a multiplier and squarer. · 390a145f
  Alan Mishchenko committed 9 years ago
  
  390a145f Browse Directory
12 Feb, 2016 1 commit
- Adding support for a different bit-blasting of a multiplier and squarer. · e0616441
  Alan Mishchenko committed 9 years ago
  
  e0616441 Browse Directory
09 Feb, 2016 1 commit
- Experiments with SAT-based mapping. · 66796c38
  Alan Mishchenko committed 9 years ago
  
  66796c38 Browse Directory
06 Feb, 2016 1 commit
- Added recursive bit-blasting of a carry-lookahead adder. · 02240391
  Alan Mishchenko committed 9 years ago
  
  02240391 Browse Directory
03 Feb, 2016 3 commits
- Preserving internal signal names when 'strash' is not used. · be35a13a
  Alan Mishchenko committed 9 years ago
  
  be35a13a Browse Directory
- Supporting X-valued constants in Wlc_Ntk_t. · 8bcf8fd3
  Alan Mishchenko committed 9 years ago
  
  8bcf8fd3 Browse Directory
- Supporting X-valued constants in Wlc_Ntk_t. · 094c68f9
  Alan Mishchenko committed 9 years ago
  
  094c68f9 Browse Directory
02 Feb, 2016 1 commit
- Supporting X-valued constants in Wlc_Ntk_t. · c81b6cb5
  Alan Mishchenko committed 9 years ago
  
  c81b6cb5 Browse Directory
01 Feb, 2016 1 commit
- An add-on to write Verilog for circuits mapped into simple gates. · 02725c9e
  Alan Mishchenko committed 9 years ago
  
  02725c9e Browse Directory
20 Jan, 2016 2 commits
- Bug fix in 'aig', for the case of non-min-base SOPs. · 9ef44765
  Alan Mishchenko committed 9 years ago
  
  9ef44765 Browse Directory
- Generating sorting network as a PLA file. · df34a262
  Alan Mishchenko committed 9 years ago
  
  df34a262 Browse Directory
17 Jan, 2016 1 commit
- New command to dump LUT network. · f5ee46eb
  Alan Mishchenko committed 9 years ago
  
  f5ee46eb Browse Directory
15 Jan, 2016 1 commit
- Changes to PDR to compute f-inf clauses and import invariant (or clauses) as a network. · c4446189
  Alan Mishchenko committed 9 years ago
  
  c4446189 Browse Directory
13 Jan, 2016 2 commits
- Adding support for delay/area tradeoff. · 87f6828d
  Alan Mishchenko committed 9 years ago
  
  87f6828d Browse Directory
- Integrating new CNF generation into &bmc. · 8dd31fb4
  Alan Mishchenko committed 9 years ago
  
  8dd31fb4 Browse Directory
12 Jan, 2016 1 commit
- Better print-out of SOPs. Changing default of 'fx'. Updating 'satclp' to fine prine SOPs. · de695c9d
  Alan Mishchenko committed 9 years ago
  
  de695c9d Browse Directory
11 Jan, 2016 1 commit
- Experiments with SAT-based mapping. · 7984628d
  Alan Mishchenko committed 9 years ago
  
  7984628d Browse Directory
10 Jan, 2016 1 commit
- Adding support of candinality clause to the SAT solver. · d6178631
  Alan Mishchenko committed 9 years ago
  
  d6178631 Browse Directory
08 Jan, 2016 1 commit
- Consolidating timing manager Scl_Con_t and propagating changes. · a4f97763
  Alan Mishchenko committed 9 years ago
  
  a4f97763 Browse Directory
07 Jan, 2016 1 commit
- Adding switch &miter -x for XORs outputs of two word-level POs. · 5453820c
  Alan Mishchenko committed 9 years ago
  
  5453820c Browse Directory
23 Dec, 2015 1 commit
- Adding names to GIA inputs/outputs (addressing x-valued flops). · 68bc46be
  Alan Mishchenko committed 9 years ago
  
  68bc46be Browse Directory
22 Dec, 2015 1 commit
- Adding names to GIA inputs/outputs. Changing polarity of invariant generated by PDR. · 2e8543fc
  Alan Mishchenko committed 9 years ago
  
  2e8543fc Browse Directory
18 Dec, 2015 1 commit
- Corner-case bug in invariant profiling. · ba5e6995
  Alan Mishchenko committed 9 years ago
  
  ba5e6995 Browse Directory
14 Dec, 2015 1 commit
- Adding code to support gate profiles. · 19586f10
  Alan Mishchenko committed 9 years ago
  
  19586f10 Browse Directory
08 Dec, 2015 2 commits
- Extending Verilog parser to handle 'default' in the case-statement (bug fix). · e8f459d8
  Alan Mishchenko committed 9 years ago
  
  e8f459d8 Browse Directory
- Extending Verilog parser to handle 'default' in the case-statement. · 64afe6e9
  Alan Mishchenko committed 9 years ago
  
  64afe6e9 Browse Directory