Commit abd361f8 by Miodrag Milanovic

Fix eol

parent d323bec2
......@@ -3,4 +3,4 @@ wire [1:2] b;
wire [3:1] c;
wire f;
assign {b, f} = c;
endmodule
\ No newline at end of file
endmodule
assign b = c\[3:2\];
\ No newline at end of file
assign b = c\[3:2\];
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment