This finishes the part 1 of 2 patch submitted by Andrew Burgess on Aug 19. This adds the argument registers but not t0 (aka x5) to SIBCALL_REGS. It also adds the missing riscv_regno_to_class change. Tested with cross riscv32-elf and riscv64-linux toolchain build and check. There were no regressions. I see about a 0.01% code size reduction for the C and libstdc++ libraries. gcc/ * config/riscv/riscv.h (REG_CLASS_CONTENTS): Add argument passing regs to SIBCALL_REGS. * config/riscv/riscv.c (riscv_regno_to_class): Change argument passing regs to SIBCALL_REGS. Co-Authored-By: Jim Wilson <jimw@sifive.com> From-SVN: r277082
| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| constraints.md | Loading commit data... | |
| elf.h | Loading commit data... | |
| freebsd.h | Loading commit data... | |
| generic.md | Loading commit data... | |
| linux.h | Loading commit data... | |
| multilib-generator | Loading commit data... | |
| peephole.md | Loading commit data... | |
| pic.md | Loading commit data... | |
| predicates.md | Loading commit data... | |
| riscv-builtins.c | Loading commit data... | |
| riscv-c.c | Loading commit data... | |
| riscv-d.c | Loading commit data... | |
| riscv-ftypes.def | Loading commit data... | |
| riscv-modes.def | Loading commit data... | |
| riscv-opts.h | Loading commit data... | |
| riscv-protos.h | Loading commit data... | |
| riscv.c | Loading commit data... | |
| riscv.h | Loading commit data... | |
| riscv.md | Loading commit data... | |
| riscv.opt | Loading commit data... | |
| rtems.h | Loading commit data... | |
| sifive-7.md | Loading commit data... | |
| sync.md | Loading commit data... | |
| t-elf-multilib | Loading commit data... | |
| t-linux | Loading commit data... | |
| t-linux-multilib | Loading commit data... | |
| t-riscv | Loading commit data... | |
| t-rtems | Loading commit data... | |
| t-withmultilib | Loading commit data... | |
| withmultilib.h | Loading commit data... |