- 23 Aug, 2018 1 commit
-
-
MORITA Kazutaka committed
-
- 25 Jul, 2018 1 commit
-
-
Tianqi Chen committed
-
- 12 Jun, 2018 1 commit
-
-
Meghan Cowan committed
-
- 02 Mar, 2018 1 commit
-
-
Tianqi Chen committed
-
- 02 Feb, 2018 1 commit
-
-
* [BACKEND] Vulkan Runtime and SPIRV Codegen * fix doc
Tianqi Chen committed
-
- 04 Jan, 2018 1 commit
-
-
* [CODEGEN] use charp for voidp * fx
Tianqi Chen committed
-
- 08 Nov, 2017 1 commit
-
-
* Support vector operations for AMD (llvm IR) * fix whitespace * update comments, docstring
eqy committed
-
- 03 Nov, 2017 1 commit
-
-
Tianqi Chen committed
-
- 20 Oct, 2017 1 commit
-
-
* added math function support * bug fix extern func call in llvm based codegen lint fix fix build bug fix extern func call in llvm based codegen * moved rocm bitcodes detection to python
masahi committed
-
- 16 Oct, 2017 1 commit
-
-
* [CODEGEN] Allow link additional module * fix py3 * add register back
Tianqi Chen committed
-
- 15 Oct, 2017 1 commit
-
-
Tianqi Chen committed
-
- 13 Oct, 2017 2 commits
-
-
Hu Shiwen committed
-
Tianqi Chen committed
-
- 08 Oct, 2017 1 commit
-
-
Tianqi Chen committed
-
- 20 Sep, 2017 2 commits
-
-
Tianqi Chen committed
-
* [CODEGEN] Redo CodegenLLVM. * Add remarks about origin of the pass Properly acknowledge related projects * Fix and expression
Tianqi Chen committed
-
- 13 Sep, 2017 1 commit
-
-
* added initial llvm codegen for amdgpu * fixed whitespace * fixed hsaco gen from ir * fixed targetmachine for rocm and added GetSource for rocm * fixed whitespace issues * changed statement to use less than 100 lines * added intrinsics for workgroup - rocm * whitespace - newline error fix * fixed error msg for workitem-workgroup intrinsics * added llvm ir dump for rocm codegen * [ROCM] changed codegen to emit proper amdgpu kernel header * fixed whitespace error * fixed whitespace error- 2 * fixed AddFunction to not to use extra arg 1. Changed AddFunctionInternal to not to take extra arg for target type 2. Use Target from CodeGenLLVM to check for AMDGPU target * fixed whitespaces * fixed whitespaces 2 * fixed codegen for AMDGPU - now generating valid IR * fixed codegen depending on code review * reviewed alignment for amd devices * added code to dump code object to file * fixed cpplint errors * print out IR after pass manager * added code to dump asm, obj to file and std string * fixed whitespaces * Update codegen_amdgpu.cc * used registry for amdgpu llvm * Fixed whitespaces * added code for calling linker * fixed formatting errors * added rocm link python interface * fixed pylint issues and added more body to the function * added doc string * added doc string for module * fixed python code after review, fixed llvm object codegen * fixed linker to generate code object * removed dumping to output file and debugging log out * fixed lint for python code * added fault check after running linker * removed print statement in rocm.py * changed rocm lld linker to raise runtimeerror than emitting error log to stderr * changed the way linker command line is pass to subprocess.popen * removed redundant code and reuse tvm utils * removed commented out code * removed cloning of unused modules, and put IR into string
Aditya Atluri committed
-
- 05 Sep, 2017 1 commit
-
-
* [SETUP] Always use relpath for setup * [CMAKE] Fix cmake llvm build
Tianqi Chen committed
-
- 28 Aug, 2017 1 commit
-
-
* [CODEGEN] NVPTX backend. * Fix pylint * use fix
Tianqi Chen committed
-
- 20 Aug, 2017 2 commits
-
-
Tianqi Chen committed
-
* [BUILD][LLVM] Support LLVM mainline 5.0 6.0 * Reduce parallelism
Tianqi Chen committed
-
- 16 Aug, 2017 1 commit
-
-
Tianqi Chen committed
-
- 08 Aug, 2017 1 commit
-
-
Tianqi Chen committed
-
- 05 Aug, 2017 1 commit
-
-
Tianqi Chen committed
-
- 19 Jul, 2017 1 commit
-
-
Tianqi Chen committed
-
- 18 Jul, 2017 1 commit
-
-
* prefetch interface added * prefetch python comments modified. prefetch info data structure maintained. * start injecting prefetches. first step (domain touch) implemented. * domain touch tested. * Prefetch ir_mutator and ir_visitor dispatch registered. * modify domain touched from passing a func_ref to passing a tensor * modify domain touched from passing a func_ref to passing a tensor * modify Tensor copy to Tensor ref * temp commit for rebase * debug info removed, typo fixed, ready to rebase * prefetch flatten test add! * roll back builtin functions to side effect functions * lint error fixed! * add cache line size to storage flatten argument * forgot modifications add * change code style to dmlc-like; get rid of can_prove, use manually compute instead * python lint error fixed * modify instrinsic name to pass tests * [TEST] get rid of str(), replace them by accessing attributes * change map to list comprehension * redundant numpy import removed
Jian Weng committed
-
- 16 Jul, 2017 1 commit
-
-
Tianqi Chen committed
-
- 14 Jul, 2017 1 commit
-
-
* [INTRIN] prefetch support * lint * add buildin
Tianqi Chen committed
-
- 08 Jul, 2017 2 commits
-
-
Tianqi Chen committed
-
* [RUNTIME] Add workspace pool * fix doc * fix the free list * avoid zero size
Tianqi Chen committed
-
- 07 Jul, 2017 1 commit
-
-
* [RUNTIME] Add System Lib * lint * lint * fix compile
Tianqi Chen committed
-
- 06 Jul, 2017 2 commits
-
-
* [CODEGEN/PASS] add restricted, alignment option * fix lint * Fix the alloca
Tianqi Chen committed -
* [IR] Add body to AssertStmt * fix lint
Tianqi Chen committed
-
- 21 Jun, 2017 1 commit
-
-
* [CODEGEN] Make codegen registerable * fix llvm disbaled
Tianqi Chen committed
-
- 18 Jun, 2017 1 commit
-
-
* [CODEGEN] More storage alignment info aware generation * fix * fix * fix warning
Tianqi Chen committed
-
- 04 Jun, 2017 1 commit
-
-
* [BUILD/CODEGEN] Allow combine multiple functions in build stage. * Enhance code module * fix compile
Tianqi Chen committed
-
- 25 May, 2017 2 commits
-
-
Tianqi Chen committed
-
Tianqi Chen committed
-
- 21 May, 2017 1 commit
-
-
Tianqi Chen committed
-
- 04 May, 2017 1 commit
-
-
Tianqi Chen committed
-