- 09 Apr, 2017 1 commit
-
-
* [SCHEDULE] Add group, refactor thread bind api. * fix doc * fix g++-4.8 * More testscase * Remove graph context from fix pt analysis
Tianqi Chen committed
-
- 02 Apr, 2017 1 commit
-
-
Tianqi Chen committed
-
- 01 Apr, 2017 1 commit
-
-
* [LANG/GPU] Cross Thread Reduction. * Fix doxygen error * Upgrade verilog testcase to new one
Tianqi Chen committed
-
- 29 Mar, 2017 1 commit
-
-
Tianqi Chen committed
-
- 27 Mar, 2017 1 commit
-
-
* adding tvm_buffer and fifo testbench * minor edits * line buffer test bench * adding double buffer tests for the tvm_buffer * making variable consistent with python style
Thierry Moreau committed
-
- 26 Mar, 2017 3 commits
-
-
Tianqi Chen committed
-
Tianqi Chen committed
-
* [CODEGEN] Refactor common codegen, Verilog Codegen * fix make * fix mk * update enable signal * change function name to at neg edge * Move test to correct place
Tianqi Chen committed
-
- 17 Mar, 2017 1 commit
-
-
* [VERILOG] VPI Mem Interface/ VPI MMap * fix test issues
Tianqi Chen committed
-
- 14 Mar, 2017 2 commits
-
-
* [RUNTIME] Refactor runtime to be DLPack compatible. Enable plugin of new runtime. * fix mac compile * ok
Tianqi Chen committed -
* [VERILOG] Basic Verilog Testflow * fix build * fix the comment * fix lint in verilog
Tianqi Chen committed
-
- 12 Mar, 2017 2 commits
-
-
* [OP/LANG] Support Extern Call, more regression tests * [TEST] Include pylintrc
Tianqi Chen committed -
Tianqi Chen committed
-
- 07 Mar, 2017 1 commit
-
-
Tianqi Chen committed
-
- 05 Mar, 2017 1 commit
-
-
* [IterVar/REFACTOR] Add types to IterVar * [ARITH/REFACTOR] Move IntSet to include * [REFACTOR/OP] Move Op detail to seperate folder. * fix test
Tianqi Chen committed
-
- 04 Mar, 2017 1 commit
-
-
* loop_partition draft * divide loop variable into constant domain and variable domain & consider multiple partitions * process doubt interval * fix and refactor, add relax_map arg in BoundDeduce * fix testcase and comment * rebase to zero, convert to SSA * change the logic of generating loop code & fix issues * add a testcase for relax map in deducebound && fix issues * clean code * const auto& * add test_multi_if
Ziheng Jiang committed
-
- 03 Mar, 2017 1 commit
-
-
Tianqi Chen committed
-
- 02 Mar, 2017 1 commit
-
-
Tianqi Chen committed
-
- 01 Mar, 2017 2 commits
-
-
Tianqi Chen committed
-
* [ARITH/VISITOR] Modular Analysis, ExprFunctor, StmtFunctor * retrigger * [IRFunctor] Migrated CodegenC * [IRFUNCTOR] Migrate CodeGenLLVM * [IRFunctor] Migrate canonical * [IRFunctor] Migrate vectorize * [IRFunctor] migrate CodeGenStackVM
Tianqi Chen committed
-
- 27 Feb, 2017 1 commit
-
-
Tianqi Chen committed
-
- 26 Feb, 2017 3 commits
-
-
Tianqi Chen committed
-
Tianqi Chen committed
-
Tianqi Chen committed
-
- 24 Feb, 2017 1 commit
-
-
Tianqi Chen committed
-
- 22 Feb, 2017 1 commit
-
-
* [LLVM] Initial support for codegen LLVM. * Fix the naming issue of codegen
Tianqi Chen committed
-
- 21 Feb, 2017 1 commit
-
-
* [FIX] add CombineInterval<Div> * fix error message and add comment about rounding * fix comment
Ziheng Jiang committed
-
- 20 Feb, 2017 1 commit
-
-
Tianqi Chen committed
-
- 17 Feb, 2017 2 commits
-
-
* [PYTHON/API] Add compare and logic build-in op for Expr * remove 'and', 'or' * add deducer * [WIP] bound_deducer.cc * move IntervalSet and StrideSet into int_set_internal.h * add multiple failure for VariablePathFinder, add EvalSign * consider round in deduce, add success flag * remove Visit_(Div) * add comment, update HalideIR * expose intset to python * check the sign of every expr * set return type as ExprSignType * fine tune * add min & max python api for interval set * support for conditional expr * refactor test * add checker for BoundDeducer * add python check test * fix * fix * change range to interval; remove converter * remove converter declaration * remove int_set_internal.h
Ziheng Jiang committed -
Tianqi Chen committed
-
- 14 Feb, 2017 1 commit
-
-
Tianqi Chen committed
-
- 12 Feb, 2017 2 commits
-
-
Tianqi Chen committed
-
* [PASS] Change IRVisitor interfaces to function override * [PASS] Change IRMutator interfaces to overloadable function
Ziheng Jiang committed
-
- 11 Feb, 2017 1 commit
-
-
Tianqi Chen committed
-
- 10 Feb, 2017 1 commit
-
-
* [PYTHON/API] Add compare and logic build-in op for Expr * remove 'and', 'or'
Ziheng Jiang committed
-
- 09 Feb, 2017 2 commits
-
-
Tianqi Chen committed
-
* [FUSION] add Fusion(Schedule) * [FUSION] rename to AutoFuseEwise, detect whether the stage has been scheduled * [FUSION] change to visitor pattern * [FUSION] rename filename * [FUSION] fine-tune the interface * [FUSION] typo * move elem_wise to schedule * rename test function
Ziheng Jiang committed
-
- 07 Feb, 2017 2 commits
-
-
Tianqi Chen committed
-
Tianqi Chen committed
-
- 05 Feb, 2017 1 commit
-
-
Ziheng Jiang committed
-