Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
e630e78b
Commit
e630e78b
authored
Feb 14, 2020
by
Eddie Hung
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Update synth_xilinx_nodsp to check only for DSPs
parent
3a4a23f9
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
8 deletions
+2
-8
architecture/synth_xilinx/synth_xilinx_nodsp.ys
+2
-8
No files found.
architecture/synth_xilinx/synth_xilinx_nodsp.ys
View file @
e630e78b
...
...
@@ -17,11 +17,5 @@ equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx -nodsp -noiopad # equiv
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
stat
select -assert-count 3 t:CARRY4
select -assert-count 17 t:LUT2
select -assert-count 1 t:LUT3
select -assert-count 2 t:LUT4
select -assert-count 4 t:LUT5
select -assert-count 35 t:LUT6
select -assert-count 4 t:MUXF7
select -assert-none t:LUT2 t:LUT3 t:LUT4 t:LUT5 t:LUT6 t:MUXF7 t:CARRY4 %% t:* %D
select -assert-none t:DSP48E1
select -assert-none t:LUT* t:MUXF* t:CARRY4 %% t:* %D
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment