Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
a7464350
Unverified
Commit
a7464350
authored
Jul 10, 2019
by
Miodrag Milanović
Committed by
GitHub
Jul 10, 2019
Browse files
Options
Browse Files
Download
Plain Diff
Merge pull request #48 from whitequark/add-proc_prune
Add proc_prune before explicit proc_init
parents
3cd49561
c0788975
Hide whitespace changes
Inline
Side-by-side
Showing
5 changed files
with
6 additions
and
1 deletions
+6
-1
backends/scripts/write_btor.ys
+1
-0
backends/scripts/write_btor_s.ys
+1
-0
backends/scripts/write_btor_v.ys
+2
-1
regression/scripts/issue_00444.ys
+1
-0
simple/scripts/opt_merge_share_all.ys
+1
-0
No files found.
backends/scripts/write_btor.ys
View file @
a7464350
...
...
@@ -8,6 +8,7 @@ synth -top top
write_btor btor1.btor
design -reset
read_verilog -sv ../top.v
proc_prune
proc_init
proc_mux
proc_dff
...
...
backends/scripts/write_btor_s.ys
View file @
a7464350
...
...
@@ -7,6 +7,7 @@ synth -top top
write_btor -s btor1.btor
design -reset
read_verilog -sv ../top.v
proc_prune
proc_init
proc_mux
proc_dff
...
...
backends/scripts/write_btor_v.ys
View file @
a7464350
...
...
@@ -7,6 +7,7 @@ synth -top top
write_btor -v btor1.btor
design -reset
read_verilog -sv ../top.v
proc_prune
proc_init
proc_mux
proc_dff
...
...
@@ -51,4 +52,4 @@ write_btor -v btor10.btor
design -reset
read_verilog -sv ../top_clean.v
synth -top top
write_verilog synth.v
write_verilog synth.v
regression/scripts/issue_00444.ys
View file @
a7464350
read_verilog -formal ../top.v
hierarchy
proc_prune
proc_init
proc_mux
proc_dff
...
...
simple/scripts/opt_merge_share_all.ys
View file @
a7464350
read_verilog -formal ../top.v
hierarchy
proc_prune
proc_init
proc_mux
proc_dff
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment