Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
60ac790e
Commit
60ac790e
authored
Apr 30, 2019
by
SergeyDegtyar
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix tests in 'regression' for the current Yosys revision.
parent
2da46f4b
Show whitespace changes
Inline
Side-by-side
Showing
16 changed files
with
57 additions
and
24 deletions
+57
-24
regression/issue_00059/testbench.v
+3
-2
regression/issue_00059/top.v
+4
-1
regression/issue_00067/testbench.v
+3
-2
regression/issue_00067/top.v
+4
-1
regression/issue_00071/testbench.v
+3
-2
regression/issue_00071/top.v
+4
-1
regression/issue_00078/testbench.v
+3
-2
regression/issue_00078/top.v
+4
-1
regression/issue_00081/testbench.v
+3
-2
regression/issue_00081/top.v
+4
-1
regression/issue_00085/testbench.v
+3
-2
regression/issue_00085/top.v
+4
-1
regression/issue_00086/testbench.v
+3
-2
regression/issue_00086/top.v
+4
-1
regression/issue_00088/testbench.v
+3
-2
regression/issue_00088/top.v
+5
-1
No files found.
regression/issue_00059/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00059/top.v
View file @
60ac790e
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
assign
c
=
b
;
endmodule
regression/issue_00067/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00067/top.v
View file @
60ac790e
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
assign
c
=
b
;
endmodule
regression/issue_00071/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00071/top.v
View file @
60ac790e
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
assign
c
=
b
;
endmodule
regression/issue_00078/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00078/top.v
View file @
60ac790e
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
assign
c
=
b
;
endmodule
regression/issue_00081/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00081/top.v
View file @
60ac790e
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
assign
c
=
b
;
endmodule
regression/issue_00085/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00085/top.v
View file @
60ac790e
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
assign
c
=
b
;
endmodule
regression/issue_00086/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00086/top.v
View file @
60ac790e
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
assign
c
=
b
;
endmodule
regression/issue_00088/testbench.v
View file @
60ac790e
...
...
@@ -13,10 +13,11 @@ module testbench;
$
display
(
"OKAY"
)
;
end
wire
c
;
top
uut
(
.
b
(
clk
)
.
b
(
clk
)
,
.
c
(
c
)
)
;
endmodule
regression/issue_00088/top.v
View file @
60ac790e
parameter
X
=
2
;
module
top
(
b
)
;
module
top
(
b
,
c
)
;
input
b
;
output
c
;
parameter
Y
=
3
;
assign
c
=
b
;
endmodule
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment