Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
13db188d
Commit
13db188d
authored
Jul 16, 2019
by
Eddie Hung
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Remove exit 1 as per @mmicko
parent
7da2877d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
6 deletions
+3
-6
bigsim/run.sh
+3
-6
No files found.
bigsim/run.sh
View file @
13db188d
...
...
@@ -66,22 +66,20 @@ for fn in $SIM; do
done
$iverilog_cmd
if
[
$?
!=
0
]
;
then
echo
FAIL
>
${
1
}
_
${
2
}
.status
touch .stamp
exit
1
echo
FAIL
>
${
1
}
_
${
2
}
.status
touch .stamp
exit
0
fi
vvp
-N
sim
$PLUSARGS
| pv
-l
>
output.txt
if
[
$?
!=
0
]
;
then
echo
FAIL
>
${
1
}
_
${
2
}
.status
touch .stamp
exit
1
fi
if
[
"
$2
"
=
"falsify"
]
;
then
if
cmp output.txt ../work_sim/output.txt
;
then
echo
FAIL
>
../../
${
1
}
_
${
2
}
.status
exit
1
else
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
fi
...
...
@@ -90,7 +88,6 @@ elif [ "$2" != "sim" ]; then
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
else
echo
FAIL
>
../../
${
1
}
_
${
2
}
.status
exit
1
fi
elif
[
"
$2
"
==
"sim"
]
;
then
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment