Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
10d3ec6a
Commit
10d3ec6a
authored
Nov 15, 2019
by
Miodrag Milanovic
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
does not make sense without synth
parent
8f9dc1d9
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
0 additions
and
11 deletions
+0
-11
backends/write_blif/write_blif.ys
+0
-5
backends/write_blif/write_blif_opt.ys
+0
-6
No files found.
backends/write_blif/write_blif.ys
deleted
100644 → 0
View file @
8f9dc1d9
read_verilog -sv ../top.v
proc
write_blif blif.blif
design -reset
read_blif blif.blif
backends/write_blif/write_blif_opt.ys
deleted
100644 → 0
View file @
8f9dc1d9
read_verilog -sv ../top.v
proc
opt
write_blif blif.blif
design -reset
read_blif blif.blif
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment