Commit 10d3ec6a by Miodrag Milanovic

does not make sense without synth

parent 8f9dc1d9
read_verilog -sv ../top.v
proc
write_blif blif.blif
design -reset
read_blif blif.blif
read_verilog -sv ../top.v
proc
opt
write_blif blif.blif
design -reset
read_blif blif.blif
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment