Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Repository
b4b4fdebcc4470ea5b19027b78aada22e045c930
Switch branch/tag
yosys-tests
backends
write_verilog_concat
testbench.v
Find file
Blame
History
Permalink
wire init not good for wire in iverilog
· 0b2c61b7
Miodrag Milanovic
committed
May 03, 2019
0b2c61b7
testbench.v
663 Bytes
Edit
