wide_mux.sv 195 Bytes
Newer Older
1
module top (input [1:0] s, input [5:0] a, b, c, d, output reg [5:0] y);
2 3 4 5 6 7 8 9 10
  always @* begin
    case (s)
      0: y = a;
      1: y = b;
      2: y = c;
      3: y = d;
    endcase
  end
endmodule