design_no_saved_design_copy_from.ys 87 Bytes
Newer Older
1 2 3
read_verilog -sv ../top.v
proc
tee -o result.log design -copy-from first -as top_2 top