read_verilog ../top.v proc
memory
dump -o file.il write_ilang -selected ilang.ilang design -reset read_ilang ilang.ilang dump -n -o file1.il write_verilog synth.v
