read_verilog ../top.v synth -top top abc -lut 4 nlutmap -luts 10,20,30,40 -assert write_verilog synth.v
