issue_00071.ys 101 Bytes
Newer Older
1 2 3 4 5
read_verilog ../top_fault.v
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v