test_cell_map.ys 92 Bytes
Newer Older
1 2 3
read_verilog ../top.v
synth -top top
tee -o result.log test_cell -n 2 -map ../simlib.v $add