Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
2c6336937d926b9ad0e7f61e813b5b6f58a36d95
2c6336937d926b9ad0e7f61e813b5b6f58a36d95
Switch branch/tag
yosys-tests
verific
opers
rednor.sv
Find file
Normal view
History
Permalink
rednor.sv
66 Bytes
Edit
Newer
Older
Add more verific/opers test cases
f252c11a
Clifford Wolf
committed
7 years ago
1
2
3
module
top
(
input
[
6
:
0
]
a
,
output
y
)
;
assign
y
=
~|
a
;
endmodule