| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | ||
| SystemVerilog.hs |
- new net decl to replace net pseudo-type - support nets with complex base types, including typenames - support var declaration type prefix for all data types - support var as lone type shorthand - refactor AST representation of strengths - traversal helpers for treating nets as variables - use decl traversals where appropriate
| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | Loading commit data... | |
| SystemVerilog.hs | Loading commit data... |