Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
S
sv2v
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
sv2v
Commits
ebd7ae67b18879e8a23363097b3b2da1599291d5
Switch branch/tag
sv2v
09 Feb, 2019
1 commit
hacky, preliminary support for port declarations in module header
· ebd7ae67
Zachary Snow
committed
Feb 09, 2019
ebd7ae67
Browse Files
08 Feb, 2019
6 commits
updated build procedure
· 0f263807
Zachary Snow
committed
Feb 08, 2019
0f263807
Browse Files
updated LICENSE to reflect fork
· fb8f088b
Zachary Snow
committed
Feb 08, 2019
fb8f088b
Browse Files
Basic build setup!
· 8bd58e96
Zachary Snow
committed
Feb 08, 2019
8bd58e96
Browse Files
Refactor project setup for our purposes
· b46009af
Zachary Snow
committed
Feb 08, 2019
b46009af
Browse Files
Fix compiliation; trailing whitespace; added .gitignore
· bfafea5d
Zachary Snow
committed
Feb 07, 2019
bfafea5d
Browse Files
Initial commit: fork of
https://github.com/tomahawkins/verilog
· 363ca80a
Zachary Snow
committed
Feb 07, 2019
363ca80a
Browse Files
