Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
S
sv2v
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
sv2v
Commits
9fcc8e34
Commit
9fcc8e34
authored
Apr 19, 2019
by
Zachary Snow
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
enum generate localparam values are also explicitly sized to avoid implicit cast/warnings
parent
a5ebb1e8
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
34 additions
and
25 deletions
+34
-25
src/Convert/Enum.hs
+10
-7
src/Convert/Struct.hs
+2
-18
src/Language/SystemVerilog/AST/Expr.hs
+22
-0
No files found.
src/Convert/Enum.hs
View file @
9fcc8e34
...
...
@@ -27,7 +27,7 @@ import qualified Data.Set as Set
import
Convert.Traverse
import
Language.SystemVerilog.AST
type
EnumInfo
=
(
[
Range
]
,
[(
Identifier
,
Maybe
Expr
)])
type
EnumInfo
=
(
Range
,
[(
Identifier
,
Maybe
Expr
)])
type
Enums
=
Set
.
Set
EnumInfo
convert
::
AST
->
AST
...
...
@@ -47,9 +47,12 @@ convertDescription (description @ (Part _ _ _ _ _ _)) =
traverseModuleItems
(
traverseExprs
$
traverseNestedExprs
traverseExpr
)
$
description
-- convert the collected enums into their corresponding localparams
itemType
=
Implicit
Unspecified
itemType
r
=
Implicit
Unspecified
[
r
]
enumPairs
=
sortOn
snd
$
concatMap
enumVals
$
Set
.
toList
enums
enumItems
=
map
(
\
((
r
,
x
),
v
)
->
MIDecl
$
Localparam
(
itemType
r
)
x
v
)
enumPairs
enumItems
=
map
toItem
enumPairs
toItem
((
r
,
x
),
v
)
=
MIDecl
$
Localparam
(
itemType
r
)
x
v'
where
v'
=
sizedExpr
x
r
(
simplify
v
)
convertDescription
other
=
other
toBaseType
::
Maybe
Type
->
Type
...
...
@@ -66,9 +69,9 @@ toBaseType (Just t) =
traverseType
::
Type
->
Writer
Enums
Type
traverseType
(
Enum
t
v
rs
)
=
do
let
baseType
=
toBaseType
t
let
(
tf
,
r
)
=
typeRanges
baseType
()
<-
tell
$
Set
.
singleton
(
map
simplifyRange
r
,
v
)
return
$
tf
(
r
++
rs
)
let
(
tf
,
[
r
]
)
=
typeRanges
baseType
()
<-
tell
$
Set
.
singleton
(
simplifyRange
r
,
v
)
return
$
tf
(
r
:
rs
)
traverseType
other
=
return
other
simplifyRange
::
Range
->
Range
...
...
@@ -80,7 +83,7 @@ traverseExpr :: Expr -> Expr
traverseExpr
(
Cast
(
Left
(
Enum
_
_
_
))
e
)
=
e
traverseExpr
other
=
other
enumVals
::
(
[
Range
],
[(
Identifier
,
Maybe
Expr
)])
->
[(([
Range
]
,
Identifier
),
Expr
)]
enumVals
::
(
Range
,
[(
Identifier
,
Maybe
Expr
)])
->
[((
Range
,
Identifier
),
Expr
)]
enumVals
(
r
,
l
)
=
-- check for obviously duplicate values
if
noDuplicates
...
...
src/Convert/Struct.hs
View file @
9fcc8e34
...
...
@@ -10,7 +10,6 @@ import Data.Maybe (fromJust, isJust)
import
Data.List
(
elemIndex
,
sortOn
)
import
Data.Tuple
(
swap
)
import
Control.Monad.Writer
import
Text.Read
(
readMaybe
)
import
qualified
Data.Map.Strict
as
Map
import
Convert.Traverse
...
...
@@ -253,23 +252,8 @@ convertAsgn structs types (lhs, expr) =
fieldNames
=
map
snd
fields
itemsFieldNames
=
map
(
fromJust
.
fst
)
items
itemPosition
=
\
(
Just
x
,
_
)
->
fromJust
$
elemIndex
x
fieldNames
packItem
(
Just
x
,
Number
n
)
=
if
size
/=
show
resSize
then
error
$
"literal "
++
show
n
++
" for "
++
show
x
++
" doesn't have struct field size "
++
show
size
else
Number
res
where
Number
size
=
rangeSize
$
lookupUnstructRange
structTf
x
unticked
=
case
n
of
'
\'
'
:
rest
->
rest
rest
->
rest
resSize
=
(
read
$
takeWhile
(
/=
'
\'
')
res
)
::
Int
res
=
case
readMaybe
unticked
::
Maybe
Int
of
Nothing
->
if
unticked
==
n
then
n
else
size
++
n
Just
num
->
size
++
"'d"
++
show
num
packItem
(
Just
x
,
e
)
=
sizedExpr
x
r
e
where
r
=
lookupUnstructRange
structTf
x
packItem
(
_
,
itemExpr
)
=
itemExpr
convertExpr
_
other
=
other
...
...
src/Language/SystemVerilog/AST/Expr.hs
View file @
9fcc8e34
...
...
@@ -16,6 +16,7 @@ module Language.SystemVerilog.AST.Expr
,
rangeSize
,
endianCondExpr
,
endianCondRange
,
sizedExpr
)
where
import
Data.List
(
intercalate
)
...
...
@@ -187,3 +188,24 @@ endianCondRange r r1 r2 =
(
endianCondExpr
r
(
fst
r1
)
(
fst
r2
)
,
endianCondExpr
r
(
snd
r1
)
(
snd
r2
)
)
-- attempts to make a number literal have an explicit size
sizedExpr
::
Identifier
->
Range
->
Expr
->
Expr
sizedExpr
x
r
(
Number
n
)
=
if
size
/=
show
resSize
then
error
$
"literal "
++
show
n
++
" for "
++
show
x
++
" doesn't have size "
++
show
size
else
Number
res
where
Number
size
=
simplify
$
rangeSize
r
unticked
=
case
n
of
'
\'
'
:
rest
->
rest
rest
->
rest
resSize
=
(
read
$
takeWhile
(
/=
'
\'
')
res
)
::
Int
res
=
case
readMaybe
unticked
::
Maybe
Int
of
Nothing
->
if
unticked
==
n
then
n
else
size
++
n
Just
num
->
size
++
"'d"
++
show
num
sizedExpr
_
_
e
=
e
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment