Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
S
sv2v
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
sv2v
Commits
190c2488
Commit
190c2488
authored
Jul 07, 2021
by
Zachary Snow
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
remove unused typeclass derivations
parent
2f860ff2
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
8 additions
and
10 deletions
+8
-10
src/Job.hs
+3
-3
src/Language/SystemVerilog/AST/Op.hs
+1
-1
src/Language/SystemVerilog/AST/Type.hs
+4
-4
src/Language/SystemVerilog/Parser/Tokens.hs
+0
-2
No files found.
src/Job.hs
View file @
190c2488
...
...
@@ -24,13 +24,13 @@ data Exclude
|
Interface
|
Logic
|
Succinct
deriving
(
Show
,
Typeable
,
Data
,
Eq
)
deriving
(
Typeable
,
Data
,
Eq
)
data
Write
=
Stdout
|
Adjacent
|
File
FilePath
deriving
(
Show
,
Typeable
,
Data
,
Eq
)
deriving
(
Typeable
,
Data
)
data
Job
=
Job
{
files
::
[
FilePath
]
...
...
@@ -43,7 +43,7 @@ data Job = Job
,
verbose
::
Bool
,
write
::
Write
,
writeRaw
::
String
}
deriving
(
Show
,
Typeable
,
Data
)
}
deriving
(
Typeable
,
Data
)
version
::
String
version
=
...
...
src/Language/SystemVerilog/AST/Op.hs
View file @
190c2488
...
...
@@ -102,7 +102,7 @@ data AsgnOp
=
AsgnOpEq
|
AsgnOpNonBlocking
|
AsgnOp
BinOp
deriving
(
Eq
,
Ord
)
deriving
Eq
instance
Show
AsgnOp
where
show
AsgnOpEq
=
"="
...
...
src/Language/SystemVerilog/AST/Type.hs
View file @
190c2488
...
...
@@ -226,7 +226,7 @@ data Strength
=
DefaultStrength
|
DriveStrength
Strength0
Strength1
|
ChargeStrength
ChargeStrength
deriving
(
Eq
,
Ord
)
deriving
Eq
instance
Show
Strength
where
show
DefaultStrength
=
""
...
...
@@ -239,7 +239,7 @@ data Strength0
|
Pull0
|
Weak0
|
Highz0
deriving
(
Eq
,
Ord
)
deriving
Eq
instance
Show
Strength0
where
show
Supply0
=
"supply0"
...
...
@@ -254,7 +254,7 @@ data Strength1
|
Pull1
|
Weak1
|
Highz1
deriving
(
Eq
,
Ord
)
deriving
Eq
instance
Show
Strength1
where
show
Supply1
=
"supply1"
...
...
@@ -267,7 +267,7 @@ data ChargeStrength
=
Small
|
Medium
|
Large
deriving
(
Eq
,
Ord
)
deriving
Eq
instance
Show
ChargeStrength
where
show
Small
=
"small"
...
...
src/Language/SystemVerilog/Parser/Tokens.hs
View file @
190c2488
...
...
@@ -32,14 +32,12 @@ pattern TokenEOF = Token Unknown "" (Position "" 0 0)
data
Position
=
Position
String
Int
Int
deriving
Eq
instance
Show
Position
where
show
(
Position
f
l
c
)
=
printf
"%s:%d:%d"
f
l
c
data
Token
=
Token
TokenName
String
Position
deriving
(
Show
,
Eq
)
data
TokenName
=
KW_dollar_bits
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment