re PR target/16176 (Miscompilation of unaligned data in MIPS backend (SB1 flavor))
PR target/16176 * config/mips/mips.c (mips_expand_unaligned_load): Use a temporary register for the destination of the lwl or ldl. From-SVN: r83668
Showing
Please
register
or
sign in
to comment