Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
e1b027fa
Commit
e1b027fa
authored
Jan 04, 1993
by
Richard Stallman
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(perform_*): Rename macro args to arg0, arg1.
From-SVN: r3084
parent
63671b34
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
17 additions
and
14 deletions
+17
-14
gcc/config/i386/386bsd.h
+17
-14
No files found.
gcc/config/i386/386bsd.h
View file @
e1b027fa
...
...
@@ -64,50 +64,53 @@
call libgcc for these functions. But programs might be linked with
code compiled by gcc 1, and then these will be used. */
#define perform_udivsi3(a,b) \
/* The arg names used to be a and b, but `a' appears inside strings
and that confuses non-ANSI cpp. */
#define perform_udivsi3(arg0,arg1) \
{ \
register int dx asm("dx"); \
register int ax asm("ax"); \
\
dx = 0; \
ax = a; \
asm ("divl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
b), "d" (dx));
\
ax = a
rg0
; \
asm ("divl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
arg1), "d" (dx));
\
return ax; \
}
#define perform_divsi3(a
,b)
\
#define perform_divsi3(a
rg0,arg1)
\
{ \
register int dx asm("dx"); \
register int ax asm("ax"); \
\
ax = a; \
asm ("cltd\n\tidivl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
b));
\
ax = a
rg0
; \
asm ("cltd\n\tidivl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
arg1));
\
return ax; \
}
#define perform_umodsi3(a
,b)
\
#define perform_umodsi3(a
rg0,arg1)
\
{ \
register int dx asm("dx"); \
register int ax asm("ax"); \
\
dx = 0; \
ax = a; \
asm ("divl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
b), "d" (dx));
\
ax = a
rg0
; \
asm ("divl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
arg1), "d" (dx));
\
return dx; \
}
#define perform_modsi3(a
,b)
\
#define perform_modsi3(a
rg0,arg1)
\
{ \
register int dx asm("dx"); \
register int ax asm("ax"); \
\
ax = a; \
asm ("cltd\n\tidivl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
b));
\
ax = a
rg0
; \
asm ("cltd\n\tidivl %3" : "=a" (ax), "=d" (dx) : "a" (ax), "g" (
arg1));
\
return dx; \
}
#define perform_fixdfsi(a) \
#define perform_fixdfsi(a
rg0
) \
{ \
auto unsigned short ostatus; \
auto unsigned short nstatus; \
...
...
@@ -122,7 +125,7 @@
asm volatile ("fnstcw %0" : "=m" (ostatus)); \
nstatus = ostatus | 0x0c00; \
asm volatile ("fldcw %0" :
/* no outputs */
: "m" (nstatus)); \
tmp = a; \
tmp = a
rg0
; \
asm volatile ("fldl %0" :
/* no outputs */
: "m" (tmp)); \
asm volatile ("fistpl %0" : "=m" (ret)); \
asm volatile ("fldcw %0" :
/* no outputs */
: "m" (ostatus)); \
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment