Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
d699058e
Commit
d699058e
authored
Feb 26, 2002
by
Richard Henderson
Committed by
Richard Henderson
Feb 26, 2002
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/alpha/alpha.md (ashldi_se): Re-enable.
From-SVN: r50083
parent
eadccfbb
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
18 additions
and
17 deletions
+18
-17
gcc/ChangeLog
+4
-0
gcc/config/alpha/alpha.md
+14
-17
No files found.
gcc/ChangeLog
View file @
d699058e
2002-02-26 Richard Henderson <rth@redhat.com>
* config/alpha/alpha.md (ashldi_se): Re-enable.
2002-02-26 Richard Henderson <rth@redhat.com>
* config/alpha/alpha.c (alpha_encode_section_info): Examine
MODULE_LOCAL_P; improve commentary.
...
...
gcc/config/alpha/alpha.md
View file @
d699058e
...
...
@@ -1597,23 +1597,20 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi"
}
[
(set_attr "type" "iadd,shift")
]
)
;; ??? The following pattern is made by combine, but earlier phases
;; (specifically flow) can't handle it. This occurs in jump.c. Deal
;; with this in a better way at some point.
;;(define_insn ""
;;
[
(set (match_operand:DI 0 "register_operand" "=r")
;; (sign_extend:DI
;; (subreg:SI (ashift:DI (match_operand:DI 1 "reg_or_0_operand" "rJ")
;; (match_operand:DI 2 "const_int_operand" "P"))
;; 0)))]
;; "INTVAL (operands
[
2
]
) >= 1 && INTVAL (operands
[
2
]
) <= 3"
;;{
;; if (operands
[
2
]
== const1_rtx)
;; return "addl %r1,%r1,%0";
;; else
;; return "s%P2addl %r1,0,%0";
;;}
;;
[
(set_attr "type" "iadd")
]
)
(define_insn "
*
ashldi_se"
[
(set (match_operand:DI 0 "register_operand" "=r")
(sign_extend:DI
(subreg:SI (ashift:DI (match_operand:DI 1 "reg_or_0_operand" "rJ")
(match_operand:DI 2 "const_int_operand" "P"))
0)))]
"INTVAL (operands
[
2
]
) >= 1 && INTVAL (operands
[
2
]
) <= 3"
{
if (operands
[
2
]
== const1_rtx)
return "addl %r1,%r1,%0";
else
return "s%P2addl %r1,0,%0";
}
[
(set_attr "type" "iadd")
]
)
(define_insn "lshrdi3"
[
(set (match_operand:DI 0 "register_operand" "=r")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment