Skip to content

R
riscv-gcc-1
Commit d43b42f9 by Nick Clifton Committed by Nick Clifton
Options

* config/mcore/mcore.h (IRA_COVER_CLASSES): Define. 

From-SVN: r139721
parent 888142a6
Showing with 10 additions and 2 deletions
gcc/ChangeLog
2008-08-28 Nick Clifton <nickc@redhat.com>
* config/mcore/mcore.h (IRA_COVER_CLASSES): Define.
* config/iq2000/iq2000.h (IRA_COVER_CLASSES): Define.
* config/fr30/fr30.h (IRA_COVER_CLASSES): Define.
......
gcc/config/mcore/mcore.h
/* Definitions of target machine for GNU compiler,
for Motorola M*CORE Processor.
Copyright (C) 1993, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2007
Free Software Foundation, Inc.
Copyright (C) 1993, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2007,
2008 Free Software Foundation, Inc.
This file is part of GCC.
......@@ -379,6 +379,12 @@ enum reg_class
#define N_REG_CLASSES (int) LIM_REG_CLASSES
#define IRA_COVER_CLASSES \
{ \
GENERAL_REGS, C_REGS, LIM_REG_CLASSES \
}
/* Give names of register classes as strings for dump file. */
#define REG_CLASS_NAMES \
{ \
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment