Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
ce9c43a1
Commit
ce9c43a1
authored
Feb 13, 2007
by
Stuart Hastings
Committed by
Stuart Hastings
Feb 13, 2007
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* gcc/config/i386/i386.md (fixuns_truncdfhi2): Require SSE2.
From-SVN: r121891
parent
a13c5b70
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
1 deletions
+5
-1
gcc/ChangeLog
+4
-0
gcc/config/i386/i386.md
+1
-1
No files found.
gcc/ChangeLog
View file @
ce9c43a1
2007-02-13 Stuart Hastings <stuart@apple.com>
* gcc/config/i386/i386.md (fixuns_truncdfhi2): Require SSE2.
2007-02-13 Richard Henderson <rth@redhat.com>
* config/alpha/alpha.c (alpha_stdarg_optimize_hook): Strip
...
...
gcc/config/i386/i386.md
View file @
ce9c43a1
...
...
@@ -4390,7 +4390,7 @@
(fix:SI (match_operand:DF 1 "nonimmediate_operand" "")))
(set (match_operand:HI 0 "nonimmediate_operand" "")
(subreg:HI (match_dup 2) 0))]
"TARGET_SSE_MATH"
"TARGET_SSE_MATH
&& TARGET_SSE2
"
"operands[2] = gen_reg_rtx (SImode);")
;; When SSE is available, it is always faster to use it!
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment