Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
c359831b
Commit
c359831b
authored
Jun 22, 2003
by
Andreas Schwab
Committed by
Andreas Schwab
Jun 22, 2003
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* doc/invoke.texi: Remove leading `-' from options in index.
From-SVN: r68343
parent
cc0efd0b
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
6 deletions
+10
-6
gcc/ChangeLog
+4
-0
gcc/doc/invoke.texi
+6
-6
No files found.
gcc/ChangeLog
View file @
c359831b
2003-06-22 Andreas Schwab <schwab@suse.de>
* doc/invoke.texi: Remove leading `-' from options in index.
2003-06-22 Kazu Hirata <kazu@cs.umass.edu>
* bt-load.c: Follow spelling conventions.
...
...
gcc/doc/invoke.texi
View file @
c359831b
...
...
@@ -6451,8 +6451,8 @@ Specify the register to be used for PIC addressing. The default is R10
unless
stack
-
checking
is
enabled
,
when
R9
is
used
.
@
item
-
mcirrus
-
fix
-
invalid
-
insns
@
opindex
-
mcirrus
-
fix
-
invalid
-
insns
@
opindex
-
mno
-
cirrus
-
fix
-
invalid
-
insns
@
opindex
mcirrus
-
fix
-
invalid
-
insns
@
opindex
mno
-
cirrus
-
fix
-
invalid
-
insns
Insert
NOPs
into
the
instruction
stream
to
in
order
to
work
around
problems
with
invalid
Maverick
instruction
combinations
.
This
option
is
only
valid
if
the
@
option
{-
mcpu
=
ep9312
}
option
has
been
used
to
...
...
@@ -9550,16 +9550,16 @@ the assembler/linker complain about out of range branches within a switch
table.
@item -mapp-regs
@opindex
-
mapp-regs
@opindex mapp-regs
This option will cause r2 and r5 to be used in the code generated by
the compiler. This setting is the default.
@item -mno-app-regs
@opindex
-
mno-app-regs
@opindex mno-app-regs
This option will cause r2 and r5 to be treated as fixed registers.
@item -mv850e
@opindex
-
mv850e
@opindex mv850e
Specify that the target processor is the V850E. The preprocessor
constant @samp{__v850e__} will be defined if this option is used.
...
...
@@ -9571,7 +9571,7 @@ The preprocessor constants @samp{__v850} and @samp{__v851__} are always
defined, regardless of which processor variant is the target.
@item -mdisable-callt
@opindex
-
mdisable-callt
@opindex mdisable-callt
This option will suppress generation of the CALLT instruction for the
v850e flavors of the v850 architecture. The default is
@option{-mno-disable-callt} which allows the CALLT instruction to be used.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment