Skip to content

R
riscv-gcc-1
Commit bf026369 by Richard Kenner
Options

(shifts): Use reg_or_6bit_operand for shift counts. 

From-SVN: r5090
parent 4a1d2a46
Showing with 3 additions and 3 deletions
gcc/config/alpha/alpha.md
......@@ -652,7 +652,7 @@
(define_insn "ashldi3"
[(set (match_operand:DI 0 "register_operand" "=r,r")
(ashift:DI (match_operand:DI 1 "reg_or_0_operand" "rJ,rJ")
(match_operand:DI 2 "reg_or_8bit_operand" "P,rI")))]
(match_operand:DI 2 "reg_or_6bit_operand" "P,rI")))]
""
"*
{
......@@ -695,14 +695,14 @@
(define_insn "lshrdi3"
[(set (match_operand:DI 0 "register_operand" "=r")
(lshiftrt:DI (match_operand:DI 1 "reg_or_0_operand" "rJ")
(match_operand:DI 2 "reg_or_8bit_operand" "rI")))]
(match_operand:DI 2 "reg_or_6bit_operand" "rI")))]
""
"srl %r1,%2,%0")
(define_insn "ashrdi3"
[(set (match_operand:DI 0 "register_operand" "=r")
(ashiftrt:DI (match_operand:DI 1 "reg_or_0_operand" "rJ")
(match_operand:DI 2 "reg_or_8bit_operand" "rI")))]
(match_operand:DI 2 "reg_or_6bit_operand" "rI")))]
""
"sra %r1,%2,%0")
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment