Skip to content

R
riscv-gcc-1
Commit ae66757f by Michael Meissner
Options

fix ChangeLog entry 

From-SVN: r230345
parent dd551aa1
Showing with 2 additions and 2 deletions
gcc/ChangeLog
...@@ -67,8 +67,8 @@ ...@@ -67,8 +67,8 @@
(128-bit GPR splitters): Don't split a 128-bit move that is a (128-bit GPR splitters): Don't split a 128-bit move that is a
direct move between GPR and vector registers using ISA 3.0 direct direct move between GPR and vector registers using ISA 3.0 direct
move instructions. move instructions.
(<u>mul<mode><dmode>3): Add support for the ISA 3.0 integer (maddld4): Add support for the ISA 3.0 integer multiply-add
multiply-add instruction. instruction.
* config/rs6000/rs6000.c (rs6000_debug_reg_global): Add ISA 3.0 * config/rs6000/rs6000.c (rs6000_debug_reg_global): Add ISA 3.0
debugging. debugging.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment