Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
960c5c79
Commit
960c5c79
authored
May 04, 2009
by
Michael Eager
Committed by
Michael Eager
May 04, 2009
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Allow address for DImode/DFmode only if double-precision FP regs.
From-SVN: r147105
parent
d083fbba
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
1 deletions
+6
-1
gcc/ChangeLog
+5
-0
gcc/config/rs6000/rs6000.c
+1
-1
No files found.
gcc/ChangeLog
View file @
960c5c79
2009-05-04 Michael Eager <eager@eagercon.com>
2009-05-04 Michael Eager <eager@eagercon.com>
* config/rs6000/rs6000.c (rs6000_legitimate_address): Allow
address for DImode/DFmode only if double-precision FP regs.
2009-05-04 Michael Eager <eager@eagercon.com>
* config/rs6000/rs6000.c (rs6000_libcall_value): Add
* config/rs6000/rs6000.c (rs6000_libcall_value): Add
TARGET_SINGLE_FLOAT check.
TARGET_SINGLE_FLOAT check.
...
...
gcc/config/rs6000/rs6000.c
View file @
960c5c79
...
@@ -4458,7 +4458,7 @@ rs6000_legitimate_address (enum machine_mode mode, rtx x, int reg_ok_strict)
...
@@ -4458,7 +4458,7 @@ rs6000_legitimate_address (enum machine_mode mode, rtx x, int reg_ok_strict)
if
(
mode
!=
TImode
if
(
mode
!=
TImode
&&
mode
!=
TFmode
&&
mode
!=
TFmode
&&
mode
!=
TDmode
&&
mode
!=
TDmode
&&
((
TARGET_HARD_FLOAT
&&
TARGET_FPRS
)
&&
((
TARGET_HARD_FLOAT
&&
TARGET_FPRS
&&
TARGET_DOUBLE_FLOAT
)
||
TARGET_POWERPC64
||
TARGET_POWERPC64
||
(
mode
!=
DFmode
&&
mode
!=
DDmode
)
||
(
mode
!=
DFmode
&&
mode
!=
DDmode
)
||
(
TARGET_E500_DOUBLE
&&
mode
!=
DDmode
))
||
(
TARGET_E500_DOUBLE
&&
mode
!=
DDmode
))
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment