Skip to content

R
riscv-gcc-1
Commit d083fbba by Michael Eager Committed by Michael Eager
Options

Add TARGET_SINGLE_FLOAT check. 

From-SVN: r147104
parent ffef1219
Showing with 7 additions and 1 deletions
gcc/ChangeLog
2009-05-04 Michael Eager <eager@eagercon.com> 2009-05-04 Michael Eager <eager@eagercon.com>
* config/rs6000/rs6000.c (rs6000_libcall_value): Add
TARGET_SINGLE_FLOAT check.
2009-05-04 Michael Eager <eager@eagercon.com>
* config/rs6000/xilinx.h: Add CPP_SPEC for -mxilinx-fpu options. * config/rs6000/xilinx.h: Add CPP_SPEC for -mxilinx-fpu options.
2009-05-04 Michael Eager <eager@eagercon.com> 2009-05-04 Michael Eager <eager@eagercon.com>
......
gcc/config/rs6000/rs6000.c
...@@ -22630,7 +22630,8 @@ rs6000_libcall_value (enum machine_mode mode) ...@@ -22630,7 +22630,8 @@ rs6000_libcall_value (enum machine_mode mode)
/* _Decimal128 must use an even/odd register pair. */ /* _Decimal128 must use an even/odd register pair. */
regno = (mode == TDmode) ? FP_ARG_RETURN + 1 : FP_ARG_RETURN; regno = (mode == TDmode) ? FP_ARG_RETURN + 1 : FP_ARG_RETURN;
else if (SCALAR_FLOAT_MODE_P (mode) else if (SCALAR_FLOAT_MODE_P (mode)
&& TARGET_HARD_FLOAT && TARGET_FPRS) && TARGET_HARD_FLOAT && TARGET_FPRS
&& ((TARGET_SINGLE_FLOAT && mode == SFmode) || TARGET_DOUBLE_FLOAT))
regno = FP_ARG_RETURN; regno = FP_ARG_RETURN;
else if (ALTIVEC_VECTOR_MODE (mode) else if (ALTIVEC_VECTOR_MODE (mode)
&& TARGET_ALTIVEC && TARGET_ALTIVEC_ABI) && TARGET_ALTIVEC && TARGET_ALTIVEC_ABI)
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment