Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
84e75068
Commit
84e75068
authored
Sep 16, 1997
by
Jeff Law
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Tweak v850 ChangeLog entries.
From-SVN: r15478
parent
145870b5
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
gcc/ChangeLog
+4
-4
No files found.
gcc/ChangeLog
View file @
84e75068
Tue Sep 16 00:13:20 1997 Nick Clifton <nickc@cygnus.com>
*
config/v850/
v850.c (register_is_ok_for_epilogue,
* v850.c (register_is_ok_for_epilogue,
pattern_is_ok_for_epilogue, construct_restore_jr,
pattern_is_ok_for_prologue, construct_save_jarl): New functions.
*
config/v850/
v850.h (pattern_is_ok_for_prologue,
* v850.h (pattern_is_ok_for_prologue,
pattern_is_ok_for_epilogue, register_is_ok_for_epilogue): New
predicates.
*
config/v850/
v850.md: Replace prologue and epilogue patterns with a
* v850.md: Replace prologue and epilogue patterns with a
match_parallel pattern.
*
config/v850/
v850.c (output_move_single_unsigned): Cope with zero
* v850.c (output_move_single_unsigned): Cope with zero
extending and moving between registers at the same time.
Mon Sep 15 22:53:01 1997 Jeffrey A Law (law@cygnus.com)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment