Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
6f7f03f8
Commit
6f7f03f8
authored
Jun 15, 1994
by
Torbjorn Granlund
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(cmplsrcb_operand): New predicate.
From-SVN: r7477
parent
fe006562
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
16 additions
and
0 deletions
+16
-0
gcc/config/a29k/a29k.c
+16
-0
No files found.
gcc/config/a29k/a29k.c
View file @
6f7f03f8
...
@@ -282,6 +282,22 @@ srcb_operand (op, mode)
...
@@ -282,6 +282,22 @@ srcb_operand (op, mode)
return
gpc_reg_operand
(
op
,
mode
);
return
gpc_reg_operand
(
op
,
mode
);
}
}
int
cmplsrcb_operand
(
op
,
mode
)
register
rtx
op
;
enum
machine_mode
mode
;
{
if
(
GET_CODE
(
op
)
==
CONST_INT
&&
(
mode
==
QImode
||
(
INTVAL
(
op
)
&
0xffffff00
)
==
0xffffff00
))
return
1
;
if
(
GET_MODE
(
op
)
!=
mode
&&
mode
!=
VOIDmode
)
return
0
;
return
gpc_reg_operand
(
op
,
mode
);
}
/* Return 1 if OP is either an immediate or a general register. This is used
/* Return 1 if OP is either an immediate or a general register. This is used
for the input operand of mtsr/mtrsim. */
for the input operand of mtsr/mtrsim. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment