Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
5b4c2cc6
Commit
5b4c2cc6
authored
Feb 29, 2020
by
Jeff Law
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix trivial regression from recent IRA changes
* gcc.target/or1k/return-2.c: Update expected output.
parent
d0ad2a22
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
3 additions
and
1 deletions
+3
-1
gcc/testsuite/ChangeLog
+2
-0
gcc/testsuite/gcc.target/or1k/return-2.c
+1
-1
No files found.
gcc/testsuite/ChangeLog
View file @
5b4c2cc6
2020-02-29 Jeff Law <law@redhat.com>
* gcc.target/or1k/return-2.c: Update expected output.
* gcc.target/xstormy16/sfr/06_sfrw_to_var.c: Update expected output.
2020-02-28 Iain Sandoe <iain@sandoe.co.uk>
...
...
gcc/testsuite/gcc.target/or1k/return-2.c
View file @
5b4c2cc6
...
...
@@ -16,4 +16,4 @@ struct a getstruct (long aa) {
/* Ensure our return value is returned on stack. */
/* { dg-final { scan-assembler-not "r12," } } */
/* { dg-final { scan-assembler "l.or\\s+r11, r3, r3" } } */
/* { dg-final { scan-assembler-times "l.sw\\s+\\d+.r
3
.," 3 } } */
/* { dg-final { scan-assembler-times "l.sw\\s+\\d+.r
11
.," 3 } } */
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment