Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
58307bcd
Commit
58307bcd
authored
Dec 12, 1996
by
Michael Meissner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Only do @plt calls if -fpic.
From-SVN: r13299
parent
eaf1bcf1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
3 deletions
+3
-3
gcc/config/rs6000/rs6000.md
+3
-3
No files found.
gcc/config/rs6000/rs6000.md
View file @
58307bcd
...
@@ -5036,7 +5036,7 @@
...
@@ -5036,7 +5036,7 @@
[
(set (match_operand:SI 0 "register_operand" "")
[
(set (match_operand:SI 0 "register_operand" "")
(unspec
[
(match_operand:SI 1 "got_operand" "")
(unspec
[
(match_operand:SI 1 "got_operand" "")
(match_dup 2)] 8))]
(match_dup 2)] 8))]
"(DEFAULT_ABI == ABI_V4 || DEFAULT_ABI == ABI_SOLARIS) && flag_pic"
"(DEFAULT_ABI == ABI_V4 || DEFAULT_ABI == ABI_SOLARIS) && flag_pic
== 1
"
"
"
{
{
operands
[
2
]
= rs6000_got_register (operands
[
1
]
);
operands
[
2
]
= rs6000_got_register (operands
[
1
]
);
...
@@ -7360,7 +7360,7 @@
...
@@ -7360,7 +7360,7 @@
else if (INTVAL (operands
[
2
]
) & CALL_V4_CLEAR_FP_ARGS)
else if (INTVAL (operands
[
2
]
) & CALL_V4_CLEAR_FP_ARGS)
output_asm_insn (
\"
creqv 6,6,6
\"
, operands);
output_asm_insn (
\"
creqv 6,6,6
\"
, operands);
return (flag_pic) ?
\"
bl %z0@plt
\"
:
\"
bl %z0
\"
;
return (flag_pic
== 1
) ?
\"
bl %z0@plt
\"
:
\"
bl %z0
\"
;
}"
}"
[
(set_attr "type" "branch")
[
(set_attr "type" "branch")
(set_attr "length" "4,8")])
(set_attr "length" "4,8")])
...
@@ -7430,7 +7430,7 @@
...
@@ -7430,7 +7430,7 @@
else if (INTVAL (operands
[
3
]
) & CALL_V4_CLEAR_FP_ARGS)
else if (INTVAL (operands
[
3
]
) & CALL_V4_CLEAR_FP_ARGS)
output_asm_insn (
\"
creqv 6,6,6
\"
, operands);
output_asm_insn (
\"
creqv 6,6,6
\"
, operands);
return (flag_pic) ?
\"
bl %z1@plt
\"
:
\"
bl %z1
\"
;
return (flag_pic
== 1
) ?
\"
bl %z1@plt
\"
:
\"
bl %z1
\"
;
}"
}"
[
(set_attr "type" "branch")
[
(set_attr "type" "branch")
(set_attr "length" "4,8")])
(set_attr "length" "4,8")])
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment