Skip to content

R
riscv-gcc-1
Commit 0aaae060 by Jan Hubicka Committed by Jan Hubicka
Options

* invoke.texi: Remove typo in last change. 

From-SVN: r75479
parent 68f14fb0
Showing with 3 additions and 1 deletions
gcc/ChangeLog
2004-01-06 Jan Hubicka <jh@suse.cz> 2004-01-06 Jan Hubicka <jh@suse.cz>
* invoke.texi: Remove typo in last change.
PR target/10301 PR target/10301
* config.gcc: Accept opteron and athlon-64 as variants * config.gcc: Accept opteron and athlon-64 as variants
of k8. of k8.
......
gcc/doc/invoke.texi
...@@ -8134,7 +8134,7 @@ implemented for this chip.) ...@@ -8134,7 +8134,7 @@ implemented for this chip.)
@item c3-2 @item c3-2
Via C3-2 CPU with MMX and SSE instruction set support. (No scheduling is Via C3-2 CPU with MMX and SSE instruction set support. (No scheduling is
implemented for this chip.) implemented for this chip.)
@end table. @end table
While picking a specific @var{cpu-type} will schedule things appropriately While picking a specific @var{cpu-type} will schedule things appropriately
for that particular chip, the compiler will not generate any code that for that particular chip, the compiler will not generate any code that
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment