Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
0aaae060
Commit
0aaae060
authored
Jan 06, 2004
by
Jan Hubicka
Committed by
Jan Hubicka
Jan 06, 2004
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* invoke.texi: Remove typo in last change.
From-SVN: r75479
parent
68f14fb0
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
3 additions
and
1 deletions
+3
-1
gcc/ChangeLog
+2
-0
gcc/doc/invoke.texi
+1
-1
No files found.
gcc/ChangeLog
View file @
0aaae060
2004-01-06 Jan Hubicka <jh@suse.cz>
* invoke.texi: Remove typo in last change.
PR target/10301
* config.gcc: Accept opteron and athlon-64 as variants
of k8.
...
...
gcc/doc/invoke.texi
View file @
0aaae060
...
...
@@ -8134,7 +8134,7 @@ implemented for this chip.)
@item c3-2
Via C3-2 CPU with MMX and SSE instruction set support. (No scheduling is
implemented for this chip.)
@end table
.
@end table
While picking a specific @var{cpu-type} will schedule things appropriately
for that particular chip, the compiler will not generate any code that
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment