Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
04b21a0a
Commit
04b21a0a
authored
May 30, 2018
by
Andre Vieira
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fixing ChangeLog entry for earlier commit.
From-SVN: r260958
parent
0c8e7621
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
11 additions
and
0 deletions
+11
-0
gcc/ChangeLog
+6
-0
gcc/testsuite/ChangeLog
+5
-0
No files found.
gcc/ChangeLog
View file @
04b21a0a
2018-05-30 Andre Vieira <andre.simoesdiasvieira@arm.com>
Revert:
* config/aarch64/predicates.md (aarch64_mem_pair_lanes_operand): Make
address check not strict.
2018-05-30 Richard Biener <rguenther@suse.de>
PR tree-optimization/85964
...
...
gcc/testsuite/ChangeLog
View file @
04b21a0a
2018-05-30 Andre Vieira <andre.simoesdiasvieira@arm.com>
Revert:
* gcc/target/aarch64/store_v2vec_lanes.c: Add extra tests.
2017-05-30 Jackson Woodruff <jackson.woodruff@arm.com>
* gcc.target/aarch64/simd/ldp_stp_9: New.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment