sram_asap7_64x256_1rw.lef 36.2 KB
Newer Older
sakundu committed
1 2 3 4
VERSION 5.7 ;
BUSBITCHARS "[]" ;
MACRO sram_asap7_64x256_1rw
  FOREIGN sram_asap7_64x256_1rw 0 0 ;
5
  SYMMETRY X Y ;
6
  SIZE 16.720 BY 33.600 ;
sakundu committed
7 8 9 10 11 12 13
  CLASS BLOCK ;
  PIN rd_out[0]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
14
      RECT 0.000 0.048 0.024 0.072 ;
sakundu committed
15 16 17 18 19 20 21 22
    END
  END rd_out[0]
  PIN rd_out[1]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
23
      RECT 0.000 0.288 0.024 0.312 ;
sakundu committed
24 25 26 27 28 29 30 31
    END
  END rd_out[1]
  PIN rd_out[2]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
32
      RECT 0.000 0.528 0.024 0.552 ;
sakundu committed
33 34 35 36 37 38 39 40
    END
  END rd_out[2]
  PIN rd_out[3]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
41
      RECT 0.000 0.768 0.024 0.792 ;
sakundu committed
42 43 44 45 46 47 48 49
    END
  END rd_out[3]
  PIN rd_out[4]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
50
      RECT 0.000 1.008 0.024 1.032 ;
sakundu committed
51 52 53 54 55 56 57 58
    END
  END rd_out[4]
  PIN rd_out[5]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
59
      RECT 0.000 1.248 0.024 1.272 ;
sakundu committed
60 61 62 63 64 65 66 67
    END
  END rd_out[5]
  PIN rd_out[6]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
68
      RECT 0.000 1.488 0.024 1.512 ;
sakundu committed
69 70 71 72 73 74 75 76
    END
  END rd_out[6]
  PIN rd_out[7]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
77
      RECT 0.000 1.728 0.024 1.752 ;
sakundu committed
78 79 80 81 82 83 84 85
    END
  END rd_out[7]
  PIN rd_out[8]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
86
      RECT 0.000 1.968 0.024 1.992 ;
sakundu committed
87 88 89 90 91 92 93 94
    END
  END rd_out[8]
  PIN rd_out[9]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
95
      RECT 0.000 2.208 0.024 2.232 ;
sakundu committed
96 97 98 99 100 101 102 103
    END
  END rd_out[9]
  PIN rd_out[10]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
104
      RECT 0.000 2.448 0.024 2.472 ;
sakundu committed
105 106 107 108 109 110 111 112
    END
  END rd_out[10]
  PIN rd_out[11]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
113
      RECT 0.000 2.688 0.024 2.712 ;
sakundu committed
114 115 116 117 118 119 120 121
    END
  END rd_out[11]
  PIN rd_out[12]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
122
      RECT 0.000 2.928 0.024 2.952 ;
sakundu committed
123 124 125 126 127 128 129 130
    END
  END rd_out[12]
  PIN rd_out[13]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
131
      RECT 0.000 3.168 0.024 3.192 ;
sakundu committed
132 133 134 135 136 137 138 139
    END
  END rd_out[13]
  PIN rd_out[14]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
140
      RECT 0.000 3.408 0.024 3.432 ;
sakundu committed
141 142 143 144 145 146 147 148
    END
  END rd_out[14]
  PIN rd_out[15]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
149
      RECT 0.000 3.648 0.024 3.672 ;
sakundu committed
150 151 152 153 154 155 156 157
    END
  END rd_out[15]
  PIN rd_out[16]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
158
      RECT 0.000 3.888 0.024 3.912 ;
sakundu committed
159 160 161 162 163 164 165 166
    END
  END rd_out[16]
  PIN rd_out[17]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
167
      RECT 0.000 4.128 0.024 4.152 ;
sakundu committed
168 169 170 171 172 173 174 175
    END
  END rd_out[17]
  PIN rd_out[18]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
176
      RECT 0.000 4.368 0.024 4.392 ;
sakundu committed
177 178 179 180 181 182 183 184
    END
  END rd_out[18]
  PIN rd_out[19]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
185
      RECT 0.000 4.608 0.024 4.632 ;
sakundu committed
186 187 188 189 190 191 192 193
    END
  END rd_out[19]
  PIN rd_out[20]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
194
      RECT 0.000 4.848 0.024 4.872 ;
sakundu committed
195 196 197 198 199 200 201 202
    END
  END rd_out[20]
  PIN rd_out[21]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
203
      RECT 0.000 5.088 0.024 5.112 ;
sakundu committed
204 205 206 207 208 209 210 211
    END
  END rd_out[21]
  PIN rd_out[22]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
212
      RECT 0.000 5.328 0.024 5.352 ;
sakundu committed
213 214 215 216 217 218 219 220
    END
  END rd_out[22]
  PIN rd_out[23]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
221
      RECT 0.000 5.568 0.024 5.592 ;
sakundu committed
222 223 224 225 226 227 228 229
    END
  END rd_out[23]
  PIN rd_out[24]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
230
      RECT 0.000 5.808 0.024 5.832 ;
sakundu committed
231 232 233 234 235 236 237 238
    END
  END rd_out[24]
  PIN rd_out[25]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
239
      RECT 0.000 6.048 0.024 6.072 ;
sakundu committed
240 241 242 243 244 245 246 247
    END
  END rd_out[25]
  PIN rd_out[26]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
248
      RECT 0.000 6.288 0.024 6.312 ;
sakundu committed
249 250 251 252 253 254 255 256
    END
  END rd_out[26]
  PIN rd_out[27]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
257
      RECT 0.000 6.528 0.024 6.552 ;
sakundu committed
258 259 260 261 262 263 264 265
    END
  END rd_out[27]
  PIN rd_out[28]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
266
      RECT 0.000 6.768 0.024 6.792 ;
sakundu committed
267 268 269 270 271 272 273 274
    END
  END rd_out[28]
  PIN rd_out[29]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
275
      RECT 0.000 7.008 0.024 7.032 ;
sakundu committed
276 277 278 279 280 281 282 283
    END
  END rd_out[29]
  PIN rd_out[30]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
284
      RECT 0.000 7.248 0.024 7.272 ;
sakundu committed
285 286 287 288 289 290 291 292
    END
  END rd_out[30]
  PIN rd_out[31]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
293
      RECT 0.000 7.488 0.024 7.512 ;
sakundu committed
294 295 296 297 298 299 300 301
    END
  END rd_out[31]
  PIN rd_out[32]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
302
      RECT 0.000 7.728 0.024 7.752 ;
sakundu committed
303 304 305 306 307 308 309 310
    END
  END rd_out[32]
  PIN rd_out[33]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
311
      RECT 0.000 7.968 0.024 7.992 ;
sakundu committed
312 313 314 315 316 317 318 319
    END
  END rd_out[33]
  PIN rd_out[34]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
320
      RECT 0.000 8.208 0.024 8.232 ;
sakundu committed
321 322 323 324 325 326 327 328
    END
  END rd_out[34]
  PIN rd_out[35]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
329
      RECT 0.000 8.448 0.024 8.472 ;
sakundu committed
330 331 332 333 334 335 336 337
    END
  END rd_out[35]
  PIN rd_out[36]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
338
      RECT 0.000 8.688 0.024 8.712 ;
sakundu committed
339 340 341 342 343 344 345 346
    END
  END rd_out[36]
  PIN rd_out[37]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
347
      RECT 0.000 8.928 0.024 8.952 ;
sakundu committed
348 349 350 351 352 353 354 355
    END
  END rd_out[37]
  PIN rd_out[38]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
356
      RECT 0.000 9.168 0.024 9.192 ;
sakundu committed
357 358 359 360 361 362 363 364
    END
  END rd_out[38]
  PIN rd_out[39]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
365
      RECT 0.000 9.408 0.024 9.432 ;
sakundu committed
366 367 368 369 370 371 372 373
    END
  END rd_out[39]
  PIN rd_out[40]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
374
      RECT 0.000 9.648 0.024 9.672 ;
sakundu committed
375 376 377 378 379 380 381 382
    END
  END rd_out[40]
  PIN rd_out[41]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
383
      RECT 0.000 9.888 0.024 9.912 ;
sakundu committed
384 385 386 387 388 389 390 391
    END
  END rd_out[41]
  PIN rd_out[42]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
392
      RECT 0.000 10.128 0.024 10.152 ;
sakundu committed
393 394 395 396 397 398 399 400
    END
  END rd_out[42]
  PIN rd_out[43]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
401
      RECT 0.000 10.368 0.024 10.392 ;
sakundu committed
402 403 404 405 406 407 408 409
    END
  END rd_out[43]
  PIN rd_out[44]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
410
      RECT 0.000 10.608 0.024 10.632 ;
sakundu committed
411 412 413 414 415 416 417 418
    END
  END rd_out[44]
  PIN rd_out[45]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
419
      RECT 0.000 10.848 0.024 10.872 ;
sakundu committed
420 421 422 423 424 425 426 427
    END
  END rd_out[45]
  PIN rd_out[46]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
428
      RECT 0.000 11.088 0.024 11.112 ;
sakundu committed
429 430 431 432 433 434 435 436
    END
  END rd_out[46]
  PIN rd_out[47]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
437
      RECT 0.000 11.328 0.024 11.352 ;
sakundu committed
438 439 440 441 442 443 444 445
    END
  END rd_out[47]
  PIN rd_out[48]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
446
      RECT 0.000 11.568 0.024 11.592 ;
sakundu committed
447 448 449 450 451 452 453 454
    END
  END rd_out[48]
  PIN rd_out[49]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
455
      RECT 0.000 11.808 0.024 11.832 ;
sakundu committed
456 457 458 459 460 461 462 463
    END
  END rd_out[49]
  PIN rd_out[50]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
464
      RECT 0.000 12.048 0.024 12.072 ;
sakundu committed
465 466 467 468 469 470 471 472
    END
  END rd_out[50]
  PIN rd_out[51]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
473
      RECT 0.000 12.288 0.024 12.312 ;
sakundu committed
474 475 476 477 478 479 480 481
    END
  END rd_out[51]
  PIN rd_out[52]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
482
      RECT 0.000 12.528 0.024 12.552 ;
sakundu committed
483 484 485 486 487 488 489 490
    END
  END rd_out[52]
  PIN rd_out[53]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
491
      RECT 0.000 12.768 0.024 12.792 ;
sakundu committed
492 493 494 495 496 497 498 499
    END
  END rd_out[53]
  PIN rd_out[54]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
500
      RECT 0.000 13.008 0.024 13.032 ;
sakundu committed
501 502 503 504 505 506 507 508
    END
  END rd_out[54]
  PIN rd_out[55]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
509
      RECT 0.000 13.248 0.024 13.272 ;
sakundu committed
510 511 512 513 514 515 516 517
    END
  END rd_out[55]
  PIN rd_out[56]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
518
      RECT 0.000 13.488 0.024 13.512 ;
sakundu committed
519 520 521 522 523 524 525 526
    END
  END rd_out[56]
  PIN rd_out[57]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
527
      RECT 0.000 13.728 0.024 13.752 ;
sakundu committed
528 529 530 531 532 533 534 535
    END
  END rd_out[57]
  PIN rd_out[58]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
536
      RECT 0.000 13.968 0.024 13.992 ;
sakundu committed
537 538 539 540 541 542 543 544
    END
  END rd_out[58]
  PIN rd_out[59]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
545
      RECT 0.000 14.208 0.024 14.232 ;
sakundu committed
546 547 548 549 550 551 552 553
    END
  END rd_out[59]
  PIN rd_out[60]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
554
      RECT 0.000 14.448 0.024 14.472 ;
sakundu committed
555 556 557 558 559 560 561 562
    END
  END rd_out[60]
  PIN rd_out[61]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
563
      RECT 0.000 14.688 0.024 14.712 ;
sakundu committed
564 565 566 567 568 569 570 571
    END
  END rd_out[61]
  PIN rd_out[62]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
572
      RECT 0.000 14.928 0.024 14.952 ;
sakundu committed
573 574 575 576 577 578 579 580
    END
  END rd_out[62]
  PIN rd_out[63]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
581
      RECT 0.000 15.168 0.024 15.192 ;
sakundu committed
582 583 584 585 586 587 588 589
    END
  END rd_out[63]
  PIN wd_in[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
590
      RECT 0.000 15.216 0.024 15.240 ;
sakundu committed
591 592 593 594 595 596 597 598
    END
  END wd_in[0]
  PIN wd_in[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
599
      RECT 0.000 15.456 0.024 15.480 ;
sakundu committed
600 601 602 603 604 605 606 607
    END
  END wd_in[1]
  PIN wd_in[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
608
      RECT 0.000 15.696 0.024 15.720 ;
sakundu committed
609 610 611 612 613 614 615 616
    END
  END wd_in[2]
  PIN wd_in[3]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
617
      RECT 0.000 15.936 0.024 15.960 ;
sakundu committed
618 619 620 621 622 623 624 625
    END
  END wd_in[3]
  PIN wd_in[4]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
626
      RECT 0.000 16.176 0.024 16.200 ;
sakundu committed
627 628 629 630 631 632 633 634
    END
  END wd_in[4]
  PIN wd_in[5]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
635
      RECT 0.000 16.416 0.024 16.440 ;
sakundu committed
636 637 638 639 640 641 642 643
    END
  END wd_in[5]
  PIN wd_in[6]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
644
      RECT 0.000 16.656 0.024 16.680 ;
sakundu committed
645 646 647 648 649 650 651 652
    END
  END wd_in[6]
  PIN wd_in[7]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
653
      RECT 0.000 16.896 0.024 16.920 ;
sakundu committed
654 655 656 657 658 659 660 661
    END
  END wd_in[7]
  PIN wd_in[8]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
662
      RECT 0.000 17.136 0.024 17.160 ;
sakundu committed
663 664 665 666 667 668 669 670
    END
  END wd_in[8]
  PIN wd_in[9]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
671
      RECT 0.000 17.376 0.024 17.400 ;
sakundu committed
672 673 674 675 676 677 678 679
    END
  END wd_in[9]
  PIN wd_in[10]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
680
      RECT 0.000 17.616 0.024 17.640 ;
sakundu committed
681 682 683 684 685 686 687 688
    END
  END wd_in[10]
  PIN wd_in[11]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
689
      RECT 0.000 17.856 0.024 17.880 ;
sakundu committed
690 691 692 693 694 695 696 697
    END
  END wd_in[11]
  PIN wd_in[12]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
698
      RECT 0.000 18.096 0.024 18.120 ;
sakundu committed
699 700 701 702 703 704 705 706
    END
  END wd_in[12]
  PIN wd_in[13]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
707
      RECT 0.000 18.336 0.024 18.360 ;
sakundu committed
708 709 710 711 712 713 714 715
    END
  END wd_in[13]
  PIN wd_in[14]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
716
      RECT 0.000 18.576 0.024 18.600 ;
sakundu committed
717 718 719 720 721 722 723 724
    END
  END wd_in[14]
  PIN wd_in[15]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
725
      RECT 0.000 18.816 0.024 18.840 ;
sakundu committed
726 727 728 729 730 731 732 733
    END
  END wd_in[15]
  PIN wd_in[16]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
734
      RECT 0.000 19.056 0.024 19.080 ;
sakundu committed
735 736 737 738 739 740 741 742
    END
  END wd_in[16]
  PIN wd_in[17]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
743
      RECT 0.000 19.296 0.024 19.320 ;
sakundu committed
744 745 746 747 748 749 750 751
    END
  END wd_in[17]
  PIN wd_in[18]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
752
      RECT 0.000 19.536 0.024 19.560 ;
sakundu committed
753 754 755 756 757 758 759 760
    END
  END wd_in[18]
  PIN wd_in[19]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
761
      RECT 0.000 19.776 0.024 19.800 ;
sakundu committed
762 763 764 765 766 767 768 769
    END
  END wd_in[19]
  PIN wd_in[20]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
770
      RECT 0.000 20.016 0.024 20.040 ;
sakundu committed
771 772 773 774 775 776 777 778
    END
  END wd_in[20]
  PIN wd_in[21]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
779
      RECT 0.000 20.256 0.024 20.280 ;
sakundu committed
780 781 782 783 784 785 786 787
    END
  END wd_in[21]
  PIN wd_in[22]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
788
      RECT 0.000 20.496 0.024 20.520 ;
sakundu committed
789 790 791 792 793 794 795 796
    END
  END wd_in[22]
  PIN wd_in[23]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
797
      RECT 0.000 20.736 0.024 20.760 ;
sakundu committed
798 799 800 801 802 803 804 805
    END
  END wd_in[23]
  PIN wd_in[24]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
806
      RECT 0.000 20.976 0.024 21.000 ;
sakundu committed
807 808 809 810 811 812 813 814
    END
  END wd_in[24]
  PIN wd_in[25]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
815
      RECT 0.000 21.216 0.024 21.240 ;
sakundu committed
816 817 818 819 820 821 822 823
    END
  END wd_in[25]
  PIN wd_in[26]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
824
      RECT 0.000 21.456 0.024 21.480 ;
sakundu committed
825 826 827 828 829 830 831 832
    END
  END wd_in[26]
  PIN wd_in[27]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
833
      RECT 0.000 21.696 0.024 21.720 ;
sakundu committed
834 835 836 837 838 839 840 841
    END
  END wd_in[27]
  PIN wd_in[28]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
842
      RECT 0.000 21.936 0.024 21.960 ;
sakundu committed
843 844 845 846 847 848 849 850
    END
  END wd_in[28]
  PIN wd_in[29]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
851
      RECT 0.000 22.176 0.024 22.200 ;
sakundu committed
852 853 854 855 856 857 858 859
    END
  END wd_in[29]
  PIN wd_in[30]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
860
      RECT 0.000 22.416 0.024 22.440 ;
sakundu committed
861 862 863 864 865 866 867 868
    END
  END wd_in[30]
  PIN wd_in[31]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
869
      RECT 0.000 22.656 0.024 22.680 ;
sakundu committed
870 871 872 873 874 875 876 877
    END
  END wd_in[31]
  PIN wd_in[32]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
878
      RECT 0.000 22.896 0.024 22.920 ;
sakundu committed
879 880 881 882 883 884 885 886
    END
  END wd_in[32]
  PIN wd_in[33]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
887
      RECT 0.000 23.136 0.024 23.160 ;
sakundu committed
888 889 890 891 892 893 894 895
    END
  END wd_in[33]
  PIN wd_in[34]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
896
      RECT 0.000 23.376 0.024 23.400 ;
sakundu committed
897 898 899 900 901 902 903 904
    END
  END wd_in[34]
  PIN wd_in[35]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
905
      RECT 0.000 23.616 0.024 23.640 ;
sakundu committed
906 907 908 909 910 911 912 913
    END
  END wd_in[35]
  PIN wd_in[36]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
914
      RECT 0.000 23.856 0.024 23.880 ;
sakundu committed
915 916 917 918 919 920 921 922
    END
  END wd_in[36]
  PIN wd_in[37]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
923
      RECT 0.000 24.096 0.024 24.120 ;
sakundu committed
924 925 926 927 928 929 930 931
    END
  END wd_in[37]
  PIN wd_in[38]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
932
      RECT 0.000 24.336 0.024 24.360 ;
sakundu committed
933 934 935 936 937 938 939 940
    END
  END wd_in[38]
  PIN wd_in[39]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
941
      RECT 0.000 24.576 0.024 24.600 ;
sakundu committed
942 943 944 945 946 947 948 949
    END
  END wd_in[39]
  PIN wd_in[40]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
950
      RECT 0.000 24.816 0.024 24.840 ;
sakundu committed
951 952 953 954 955 956 957 958
    END
  END wd_in[40]
  PIN wd_in[41]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
959
      RECT 0.000 25.056 0.024 25.080 ;
sakundu committed
960 961 962 963 964 965 966 967
    END
  END wd_in[41]
  PIN wd_in[42]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
968
      RECT 0.000 25.296 0.024 25.320 ;
sakundu committed
969 970 971 972 973 974 975 976
    END
  END wd_in[42]
  PIN wd_in[43]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
977
      RECT 0.000 25.536 0.024 25.560 ;
sakundu committed
978 979 980 981 982 983 984 985
    END
  END wd_in[43]
  PIN wd_in[44]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
986
      RECT 0.000 25.776 0.024 25.800 ;
sakundu committed
987 988 989 990 991 992 993 994
    END
  END wd_in[44]
  PIN wd_in[45]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
995
      RECT 0.000 26.016 0.024 26.040 ;
sakundu committed
996 997 998 999 1000 1001 1002 1003
    END
  END wd_in[45]
  PIN wd_in[46]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1004
      RECT 0.000 26.256 0.024 26.280 ;
sakundu committed
1005 1006 1007 1008 1009 1010 1011 1012
    END
  END wd_in[46]
  PIN wd_in[47]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1013
      RECT 0.000 26.496 0.024 26.520 ;
sakundu committed
1014 1015 1016 1017 1018 1019 1020 1021
    END
  END wd_in[47]
  PIN wd_in[48]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1022
      RECT 0.000 26.736 0.024 26.760 ;
sakundu committed
1023 1024 1025 1026 1027 1028 1029 1030
    END
  END wd_in[48]
  PIN wd_in[49]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1031
      RECT 0.000 26.976 0.024 27.000 ;
sakundu committed
1032 1033 1034 1035 1036 1037 1038 1039
    END
  END wd_in[49]
  PIN wd_in[50]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1040
      RECT 0.000 27.216 0.024 27.240 ;
sakundu committed
1041 1042 1043 1044 1045 1046 1047 1048
    END
  END wd_in[50]
  PIN wd_in[51]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1049
      RECT 0.000 27.456 0.024 27.480 ;
sakundu committed
1050 1051 1052 1053 1054 1055 1056 1057
    END
  END wd_in[51]
  PIN wd_in[52]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1058
      RECT 0.000 27.696 0.024 27.720 ;
sakundu committed
1059 1060 1061 1062 1063 1064 1065 1066
    END
  END wd_in[52]
  PIN wd_in[53]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1067
      RECT 0.000 27.936 0.024 27.960 ;
sakundu committed
1068 1069 1070 1071 1072 1073 1074 1075
    END
  END wd_in[53]
  PIN wd_in[54]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1076
      RECT 0.000 28.176 0.024 28.200 ;
sakundu committed
1077 1078 1079 1080 1081 1082 1083 1084
    END
  END wd_in[54]
  PIN wd_in[55]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1085
      RECT 0.000 28.416 0.024 28.440 ;
sakundu committed
1086 1087 1088 1089 1090 1091 1092 1093
    END
  END wd_in[55]
  PIN wd_in[56]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1094
      RECT 0.000 28.656 0.024 28.680 ;
sakundu committed
1095 1096 1097 1098 1099 1100 1101 1102
    END
  END wd_in[56]
  PIN wd_in[57]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1103
      RECT 0.000 28.896 0.024 28.920 ;
sakundu committed
1104 1105 1106 1107 1108 1109 1110 1111
    END
  END wd_in[57]
  PIN wd_in[58]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1112
      RECT 0.000 29.136 0.024 29.160 ;
sakundu committed
1113 1114 1115 1116 1117 1118 1119 1120
    END
  END wd_in[58]
  PIN wd_in[59]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1121
      RECT 0.000 29.376 0.024 29.400 ;
sakundu committed
1122 1123 1124 1125 1126 1127 1128 1129
    END
  END wd_in[59]
  PIN wd_in[60]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1130
      RECT 0.000 29.616 0.024 29.640 ;
sakundu committed
1131 1132 1133 1134 1135 1136 1137 1138
    END
  END wd_in[60]
  PIN wd_in[61]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1139
      RECT 0.000 29.856 0.024 29.880 ;
sakundu committed
1140 1141 1142 1143 1144 1145 1146 1147
    END
  END wd_in[61]
  PIN wd_in[62]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1148
      RECT 0.000 30.096 0.024 30.120 ;
sakundu committed
1149 1150 1151 1152 1153 1154 1155 1156
    END
  END wd_in[62]
  PIN wd_in[63]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1157
      RECT 0.000 30.336 0.024 30.360 ;
sakundu committed
1158 1159 1160 1161 1162 1163 1164 1165
    END
  END wd_in[63]
  PIN addr_in[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1166
      RECT 0.000 30.384 0.024 30.408 ;
sakundu committed
1167 1168 1169 1170 1171 1172 1173 1174
    END
  END addr_in[0]
  PIN addr_in[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1175
      RECT 0.000 30.624 0.024 30.648 ;
sakundu committed
1176 1177 1178 1179 1180 1181 1182 1183
    END
  END addr_in[1]
  PIN addr_in[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1184
      RECT 0.000 30.864 0.024 30.888 ;
sakundu committed
1185 1186 1187 1188 1189 1190 1191 1192
    END
  END addr_in[2]
  PIN addr_in[3]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1193
      RECT 0.000 31.104 0.024 31.128 ;
sakundu committed
1194 1195 1196 1197 1198 1199 1200 1201
    END
  END addr_in[3]
  PIN addr_in[4]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1202
      RECT 0.000 31.344 0.024 31.368 ;
sakundu committed
1203 1204 1205 1206 1207 1208 1209 1210
    END
  END addr_in[4]
  PIN addr_in[5]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1211
      RECT 0.000 31.584 0.024 31.608 ;
sakundu committed
1212 1213 1214 1215 1216 1217 1218 1219
    END
  END addr_in[5]
  PIN addr_in[6]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1220
      RECT 0.000 31.824 0.024 31.848 ;
sakundu committed
1221 1222 1223 1224 1225 1226 1227 1228
    END
  END addr_in[6]
  PIN addr_in[7]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1229
      RECT 0.000 32.064 0.024 32.088 ;
sakundu committed
1230 1231 1232 1233 1234 1235 1236 1237
    END
  END addr_in[7]
  PIN we_in
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1238
      RECT 0.000 32.112 0.024 32.136 ;
sakundu committed
1239 1240 1241 1242 1243 1244 1245 1246
    END
  END we_in
  PIN ce_in
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1247
      RECT 0.000 32.352 0.024 32.376 ;
sakundu committed
1248 1249 1250 1251 1252 1253 1254 1255
    END
  END ce_in
  PIN clk
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
1256
      RECT 0.000 32.592 0.024 32.616 ;
sakundu committed
1257 1258 1259 1260 1261 1262 1263
    END
  END clk
  PIN VSS
    DIRECTION INOUT ;
    USE GROUND ;
    PORT
      LAYER M4 ;
1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307
      RECT 0.048 0.000 16.672 0.096 ;
      RECT 0.048 0.768 16.672 0.864 ;
      RECT 0.048 1.536 16.672 1.632 ;
      RECT 0.048 2.304 16.672 2.400 ;
      RECT 0.048 3.072 16.672 3.168 ;
      RECT 0.048 3.840 16.672 3.936 ;
      RECT 0.048 4.608 16.672 4.704 ;
      RECT 0.048 5.376 16.672 5.472 ;
      RECT 0.048 6.144 16.672 6.240 ;
      RECT 0.048 6.912 16.672 7.008 ;
      RECT 0.048 7.680 16.672 7.776 ;
      RECT 0.048 8.448 16.672 8.544 ;
      RECT 0.048 9.216 16.672 9.312 ;
      RECT 0.048 9.984 16.672 10.080 ;
      RECT 0.048 10.752 16.672 10.848 ;
      RECT 0.048 11.520 16.672 11.616 ;
      RECT 0.048 12.288 16.672 12.384 ;
      RECT 0.048 13.056 16.672 13.152 ;
      RECT 0.048 13.824 16.672 13.920 ;
      RECT 0.048 14.592 16.672 14.688 ;
      RECT 0.048 15.360 16.672 15.456 ;
      RECT 0.048 16.128 16.672 16.224 ;
      RECT 0.048 16.896 16.672 16.992 ;
      RECT 0.048 17.664 16.672 17.760 ;
      RECT 0.048 18.432 16.672 18.528 ;
      RECT 0.048 19.200 16.672 19.296 ;
      RECT 0.048 19.968 16.672 20.064 ;
      RECT 0.048 20.736 16.672 20.832 ;
      RECT 0.048 21.504 16.672 21.600 ;
      RECT 0.048 22.272 16.672 22.368 ;
      RECT 0.048 23.040 16.672 23.136 ;
      RECT 0.048 23.808 16.672 23.904 ;
      RECT 0.048 24.576 16.672 24.672 ;
      RECT 0.048 25.344 16.672 25.440 ;
      RECT 0.048 26.112 16.672 26.208 ;
      RECT 0.048 26.880 16.672 26.976 ;
      RECT 0.048 27.648 16.672 27.744 ;
      RECT 0.048 28.416 16.672 28.512 ;
      RECT 0.048 29.184 16.672 29.280 ;
      RECT 0.048 29.952 16.672 30.048 ;
      RECT 0.048 30.720 16.672 30.816 ;
      RECT 0.048 31.488 16.672 31.584 ;
      RECT 0.048 32.256 16.672 32.352 ;
      RECT 0.048 33.024 16.672 33.120 ;
sakundu committed
1308 1309 1310 1311 1312 1313 1314
    END
  END VSS
  PIN VDD
    DIRECTION INOUT ;
    USE POWER ;
    PORT
      LAYER M4 ;
1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358
      RECT 0.048 0.384 16.672 0.480 ;
      RECT 0.048 1.152 16.672 1.248 ;
      RECT 0.048 1.920 16.672 2.016 ;
      RECT 0.048 2.688 16.672 2.784 ;
      RECT 0.048 3.456 16.672 3.552 ;
      RECT 0.048 4.224 16.672 4.320 ;
      RECT 0.048 4.992 16.672 5.088 ;
      RECT 0.048 5.760 16.672 5.856 ;
      RECT 0.048 6.528 16.672 6.624 ;
      RECT 0.048 7.296 16.672 7.392 ;
      RECT 0.048 8.064 16.672 8.160 ;
      RECT 0.048 8.832 16.672 8.928 ;
      RECT 0.048 9.600 16.672 9.696 ;
      RECT 0.048 10.368 16.672 10.464 ;
      RECT 0.048 11.136 16.672 11.232 ;
      RECT 0.048 11.904 16.672 12.000 ;
      RECT 0.048 12.672 16.672 12.768 ;
      RECT 0.048 13.440 16.672 13.536 ;
      RECT 0.048 14.208 16.672 14.304 ;
      RECT 0.048 14.976 16.672 15.072 ;
      RECT 0.048 15.744 16.672 15.840 ;
      RECT 0.048 16.512 16.672 16.608 ;
      RECT 0.048 17.280 16.672 17.376 ;
      RECT 0.048 18.048 16.672 18.144 ;
      RECT 0.048 18.816 16.672 18.912 ;
      RECT 0.048 19.584 16.672 19.680 ;
      RECT 0.048 20.352 16.672 20.448 ;
      RECT 0.048 21.120 16.672 21.216 ;
      RECT 0.048 21.888 16.672 21.984 ;
      RECT 0.048 22.656 16.672 22.752 ;
      RECT 0.048 23.424 16.672 23.520 ;
      RECT 0.048 24.192 16.672 24.288 ;
      RECT 0.048 24.960 16.672 25.056 ;
      RECT 0.048 25.728 16.672 25.824 ;
      RECT 0.048 26.496 16.672 26.592 ;
      RECT 0.048 27.264 16.672 27.360 ;
      RECT 0.048 28.032 16.672 28.128 ;
      RECT 0.048 28.800 16.672 28.896 ;
      RECT 0.048 29.568 16.672 29.664 ;
      RECT 0.048 30.336 16.672 30.432 ;
      RECT 0.048 31.104 16.672 31.200 ;
      RECT 0.048 31.872 16.672 31.968 ;
      RECT 0.048 32.640 16.672 32.736 ;
      RECT 0.048 33.408 16.672 33.504 ;
sakundu committed
1359 1360 1361 1362
    END
  END VDD
  OBS
    LAYER M1 ;
1363
    RECT 0 0 16.720 33.600 ;
sakundu committed
1364
    LAYER M2 ;
1365
    RECT 0 0 16.720 33.600 ;
sakundu committed
1366
    LAYER M3 ;
1367
    RECT 0 0 16.720 33.600 ;
sakundu committed
1368
    LAYER M4 ;
1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663
    RECT 0.024 0 0.048 33.600 ;
    RECT 16.672 0 16.720 33.600 ;
    RECT 0.048 0.000 16.672 0.000 ;
    RECT 0.048 0.096 16.672 0.384 ;
    RECT 0.048 0.480 16.672 0.768 ;
    RECT 0.048 0.864 16.672 1.152 ;
    RECT 0.048 1.248 16.672 1.536 ;
    RECT 0.048 1.632 16.672 1.920 ;
    RECT 0.048 2.016 16.672 2.304 ;
    RECT 0.048 2.400 16.672 2.688 ;
    RECT 0.048 2.784 16.672 3.072 ;
    RECT 0.048 3.168 16.672 3.456 ;
    RECT 0.048 3.552 16.672 3.840 ;
    RECT 0.048 3.936 16.672 4.224 ;
    RECT 0.048 4.320 16.672 4.608 ;
    RECT 0.048 4.704 16.672 4.992 ;
    RECT 0.048 5.088 16.672 5.376 ;
    RECT 0.048 5.472 16.672 5.760 ;
    RECT 0.048 5.856 16.672 6.144 ;
    RECT 0.048 6.240 16.672 6.528 ;
    RECT 0.048 6.624 16.672 6.912 ;
    RECT 0.048 7.008 16.672 7.296 ;
    RECT 0.048 7.392 16.672 7.680 ;
    RECT 0.048 7.776 16.672 8.064 ;
    RECT 0.048 8.160 16.672 8.448 ;
    RECT 0.048 8.544 16.672 8.832 ;
    RECT 0.048 8.928 16.672 9.216 ;
    RECT 0.048 9.312 16.672 9.600 ;
    RECT 0.048 9.696 16.672 9.984 ;
    RECT 0.048 10.080 16.672 10.368 ;
    RECT 0.048 10.464 16.672 10.752 ;
    RECT 0.048 10.848 16.672 11.136 ;
    RECT 0.048 11.232 16.672 11.520 ;
    RECT 0.048 11.616 16.672 11.904 ;
    RECT 0.048 12.000 16.672 12.288 ;
    RECT 0.048 12.384 16.672 12.672 ;
    RECT 0.048 12.768 16.672 13.056 ;
    RECT 0.048 13.152 16.672 13.440 ;
    RECT 0.048 13.536 16.672 13.824 ;
    RECT 0.048 13.920 16.672 14.208 ;
    RECT 0.048 14.304 16.672 14.592 ;
    RECT 0.048 14.688 16.672 14.976 ;
    RECT 0.048 15.072 16.672 15.360 ;
    RECT 0.048 15.456 16.672 15.744 ;
    RECT 0.048 15.840 16.672 16.128 ;
    RECT 0.048 16.224 16.672 16.512 ;
    RECT 0.048 16.608 16.672 16.896 ;
    RECT 0.048 16.992 16.672 17.280 ;
    RECT 0.048 17.376 16.672 17.664 ;
    RECT 0.048 17.760 16.672 18.048 ;
    RECT 0.048 18.144 16.672 18.432 ;
    RECT 0.048 18.528 16.672 18.816 ;
    RECT 0.048 18.912 16.672 19.200 ;
    RECT 0.048 19.296 16.672 19.584 ;
    RECT 0.048 19.680 16.672 19.968 ;
    RECT 0.048 20.064 16.672 20.352 ;
    RECT 0.048 20.448 16.672 20.736 ;
    RECT 0.048 20.832 16.672 21.120 ;
    RECT 0.048 21.216 16.672 21.504 ;
    RECT 0.048 21.600 16.672 21.888 ;
    RECT 0.048 21.984 16.672 22.272 ;
    RECT 0.048 22.368 16.672 22.656 ;
    RECT 0.048 22.752 16.672 23.040 ;
    RECT 0.048 23.136 16.672 23.424 ;
    RECT 0.048 23.520 16.672 23.808 ;
    RECT 0.048 23.904 16.672 24.192 ;
    RECT 0.048 24.288 16.672 24.576 ;
    RECT 0.048 24.672 16.672 24.960 ;
    RECT 0.048 25.056 16.672 25.344 ;
    RECT 0.048 25.440 16.672 25.728 ;
    RECT 0.048 25.824 16.672 26.112 ;
    RECT 0.048 26.208 16.672 26.496 ;
    RECT 0.048 26.592 16.672 26.880 ;
    RECT 0.048 26.976 16.672 27.264 ;
    RECT 0.048 27.360 16.672 27.648 ;
    RECT 0.048 27.744 16.672 28.032 ;
    RECT 0.048 28.128 16.672 28.416 ;
    RECT 0.048 28.512 16.672 28.800 ;
    RECT 0.048 28.896 16.672 29.184 ;
    RECT 0.048 29.280 16.672 29.568 ;
    RECT 0.048 29.664 16.672 29.952 ;
    RECT 0.048 30.048 16.672 30.336 ;
    RECT 0.048 30.432 16.672 30.720 ;
    RECT 0.048 30.816 16.672 31.104 ;
    RECT 0.048 31.200 16.672 31.488 ;
    RECT 0.048 31.584 16.672 31.872 ;
    RECT 0.048 31.968 16.672 32.256 ;
    RECT 0.048 32.352 16.672 32.640 ;
    RECT 0.048 32.736 16.672 33.024 ;
    RECT 0.048 33.120 16.672 33.408 ;
    RECT 0.048 33.504 16.672 33.600 ;
    RECT 0 0.000 0.024 0.048 ;
    RECT 0 0.072 0.024 0.288 ;
    RECT 0 0.312 0.024 0.528 ;
    RECT 0 0.552 0.024 0.768 ;
    RECT 0 0.792 0.024 1.008 ;
    RECT 0 1.032 0.024 1.248 ;
    RECT 0 1.272 0.024 1.488 ;
    RECT 0 1.512 0.024 1.728 ;
    RECT 0 1.752 0.024 1.968 ;
    RECT 0 1.992 0.024 2.208 ;
    RECT 0 2.232 0.024 2.448 ;
    RECT 0 2.472 0.024 2.688 ;
    RECT 0 2.712 0.024 2.928 ;
    RECT 0 2.952 0.024 3.168 ;
    RECT 0 3.192 0.024 3.408 ;
    RECT 0 3.432 0.024 3.648 ;
    RECT 0 3.672 0.024 3.888 ;
    RECT 0 3.912 0.024 4.128 ;
    RECT 0 4.152 0.024 4.368 ;
    RECT 0 4.392 0.024 4.608 ;
    RECT 0 4.632 0.024 4.848 ;
    RECT 0 4.872 0.024 5.088 ;
    RECT 0 5.112 0.024 5.328 ;
    RECT 0 5.352 0.024 5.568 ;
    RECT 0 5.592 0.024 5.808 ;
    RECT 0 5.832 0.024 6.048 ;
    RECT 0 6.072 0.024 6.288 ;
    RECT 0 6.312 0.024 6.528 ;
    RECT 0 6.552 0.024 6.768 ;
    RECT 0 6.792 0.024 7.008 ;
    RECT 0 7.032 0.024 7.248 ;
    RECT 0 7.272 0.024 7.488 ;
    RECT 0 7.512 0.024 7.728 ;
    RECT 0 7.752 0.024 7.968 ;
    RECT 0 7.992 0.024 8.208 ;
    RECT 0 8.232 0.024 8.448 ;
    RECT 0 8.472 0.024 8.688 ;
    RECT 0 8.712 0.024 8.928 ;
    RECT 0 8.952 0.024 9.168 ;
    RECT 0 9.192 0.024 9.408 ;
    RECT 0 9.432 0.024 9.648 ;
    RECT 0 9.672 0.024 9.888 ;
    RECT 0 9.912 0.024 10.128 ;
    RECT 0 10.152 0.024 10.368 ;
    RECT 0 10.392 0.024 10.608 ;
    RECT 0 10.632 0.024 10.848 ;
    RECT 0 10.872 0.024 11.088 ;
    RECT 0 11.112 0.024 11.328 ;
    RECT 0 11.352 0.024 11.568 ;
    RECT 0 11.592 0.024 11.808 ;
    RECT 0 11.832 0.024 12.048 ;
    RECT 0 12.072 0.024 12.288 ;
    RECT 0 12.312 0.024 12.528 ;
    RECT 0 12.552 0.024 12.768 ;
    RECT 0 12.792 0.024 13.008 ;
    RECT 0 13.032 0.024 13.248 ;
    RECT 0 13.272 0.024 13.488 ;
    RECT 0 13.512 0.024 13.728 ;
    RECT 0 13.752 0.024 13.968 ;
    RECT 0 13.992 0.024 14.208 ;
    RECT 0 14.232 0.024 14.448 ;
    RECT 0 14.472 0.024 14.688 ;
    RECT 0 14.712 0.024 14.928 ;
    RECT 0 14.952 0.024 15.168 ;
    RECT 0 15.192 0.024 15.216 ;
    RECT 0 15.240 0.024 15.456 ;
    RECT 0 15.480 0.024 15.696 ;
    RECT 0 15.720 0.024 15.936 ;
    RECT 0 15.960 0.024 16.176 ;
    RECT 0 16.200 0.024 16.416 ;
    RECT 0 16.440 0.024 16.656 ;
    RECT 0 16.680 0.024 16.896 ;
    RECT 0 16.920 0.024 17.136 ;
    RECT 0 17.160 0.024 17.376 ;
    RECT 0 17.400 0.024 17.616 ;
    RECT 0 17.640 0.024 17.856 ;
    RECT 0 17.880 0.024 18.096 ;
    RECT 0 18.120 0.024 18.336 ;
    RECT 0 18.360 0.024 18.576 ;
    RECT 0 18.600 0.024 18.816 ;
    RECT 0 18.840 0.024 19.056 ;
    RECT 0 19.080 0.024 19.296 ;
    RECT 0 19.320 0.024 19.536 ;
    RECT 0 19.560 0.024 19.776 ;
    RECT 0 19.800 0.024 20.016 ;
    RECT 0 20.040 0.024 20.256 ;
    RECT 0 20.280 0.024 20.496 ;
    RECT 0 20.520 0.024 20.736 ;
    RECT 0 20.760 0.024 20.976 ;
    RECT 0 21.000 0.024 21.216 ;
    RECT 0 21.240 0.024 21.456 ;
    RECT 0 21.480 0.024 21.696 ;
    RECT 0 21.720 0.024 21.936 ;
    RECT 0 21.960 0.024 22.176 ;
    RECT 0 22.200 0.024 22.416 ;
    RECT 0 22.440 0.024 22.656 ;
    RECT 0 22.680 0.024 22.896 ;
    RECT 0 22.920 0.024 23.136 ;
    RECT 0 23.160 0.024 23.376 ;
    RECT 0 23.400 0.024 23.616 ;
    RECT 0 23.640 0.024 23.856 ;
    RECT 0 23.880 0.024 24.096 ;
    RECT 0 24.120 0.024 24.336 ;
    RECT 0 24.360 0.024 24.576 ;
    RECT 0 24.600 0.024 24.816 ;
    RECT 0 24.840 0.024 25.056 ;
    RECT 0 25.080 0.024 25.296 ;
    RECT 0 25.320 0.024 25.536 ;
    RECT 0 25.560 0.024 25.776 ;
    RECT 0 25.800 0.024 26.016 ;
    RECT 0 26.040 0.024 26.256 ;
    RECT 0 26.280 0.024 26.496 ;
    RECT 0 26.520 0.024 26.736 ;
    RECT 0 26.760 0.024 26.976 ;
    RECT 0 27.000 0.024 27.216 ;
    RECT 0 27.240 0.024 27.456 ;
    RECT 0 27.480 0.024 27.696 ;
    RECT 0 27.720 0.024 27.936 ;
    RECT 0 27.960 0.024 28.176 ;
    RECT 0 28.200 0.024 28.416 ;
    RECT 0 28.440 0.024 28.656 ;
    RECT 0 28.680 0.024 28.896 ;
    RECT 0 28.920 0.024 29.136 ;
    RECT 0 29.160 0.024 29.376 ;
    RECT 0 29.400 0.024 29.616 ;
    RECT 0 29.640 0.024 29.856 ;
    RECT 0 29.880 0.024 30.096 ;
    RECT 0 30.120 0.024 30.336 ;
    RECT 0 30.360 0.024 30.384 ;
    RECT 0 30.408 0.024 30.624 ;
    RECT 0 30.648 0.024 30.864 ;
    RECT 0 30.888 0.024 31.104 ;
    RECT 0 31.128 0.024 31.344 ;
    RECT 0 31.368 0.024 31.584 ;
    RECT 0 31.608 0.024 31.824 ;
    RECT 0 31.848 0.024 32.064 ;
    RECT 0 32.088 0.024 32.304 ;
    RECT 0 32.328 0.024 32.544 ;
    RECT 0 32.568 0.024 32.784 ;
    RECT 0 32.808 0.024 33.024 ;
    RECT 0 33.048 0.024 33.264 ;
    RECT 0 33.288 0.024 33.504 ;
    RECT 0 33.528 0.024 33.744 ;
    RECT 0 33.768 0.024 33.984 ;
    RECT 0 34.008 0.024 34.224 ;
    RECT 0 34.248 0.024 34.464 ;
    RECT 0 34.488 0.024 34.704 ;
    RECT 0 34.728 0.024 34.944 ;
    RECT 0 34.968 0.024 35.184 ;
    RECT 0 35.208 0.024 35.424 ;
    RECT 0 35.448 0.024 35.664 ;
    RECT 0 35.688 0.024 35.904 ;
    RECT 0 35.928 0.024 36.144 ;
    RECT 0 36.168 0.024 36.384 ;
    RECT 0 36.408 0.024 36.624 ;
    RECT 0 36.648 0.024 36.864 ;
    RECT 0 36.888 0.024 37.104 ;
    RECT 0 37.128 0.024 37.344 ;
    RECT 0 37.368 0.024 37.584 ;
    RECT 0 37.608 0.024 37.824 ;
    RECT 0 37.848 0.024 38.064 ;
    RECT 0 38.088 0.024 38.304 ;
    RECT 0 38.328 0.024 38.544 ;
    RECT 0 38.568 0.024 38.784 ;
    RECT 0 38.808 0.024 39.024 ;
    RECT 0 39.048 0.024 39.264 ;
    RECT 0 39.288 0.024 39.504 ;
    RECT 0 39.528 0.024 39.744 ;
    RECT 0 39.768 0.024 39.984 ;
    RECT 0 40.008 0.024 40.224 ;
    RECT 0 40.248 0.024 40.464 ;
    RECT 0 40.488 0.024 40.704 ;
    RECT 0 40.728 0.024 40.944 ;
    RECT 0 40.968 0.024 41.184 ;
    RECT 0 41.208 0.024 41.424 ;
    RECT 0 41.448 0.024 41.664 ;
    RECT 0 41.688 0.024 41.904 ;
    RECT 0 41.928 0.024 42.144 ;
    RECT 0 42.168 0.024 42.384 ;
    RECT 0 42.408 0.024 42.624 ;
    RECT 0 42.648 0.024 42.864 ;
    RECT 0 42.888 0.024 43.104 ;
    RECT 0 43.128 0.024 43.344 ;
    RECT 0 43.368 0.024 43.584 ;
    RECT 0 43.608 0.024 43.824 ;
    RECT 0 43.848 0.024 44.064 ;
    RECT 0 44.088 0.024 44.304 ;
    RECT 0 44.328 0.024 44.544 ;
    RECT 0 44.568 0.024 44.784 ;
    RECT 0 44.808 0.024 45.024 ;
    RECT 0 45.048 0.024 45.264 ;
    RECT 0 45.288 0.024 45.504 ;
    RECT 0 45.528 0.024 45.552 ;
    RECT 0 45.576 0.024 45.792 ;
    RECT 0 45.816 0.024 46.032 ;
    RECT 0 46.056 0.024 46.272 ;
    RECT 0 46.296 0.024 46.512 ;
    RECT 0 46.536 0.024 46.752 ;
    RECT 0 46.776 0.024 46.992 ;
    RECT 0 47.016 0.024 47.232 ;
    RECT 0 47.256 0.024 47.280 ;
    RECT 0 47.304 0.024 47.520 ;
    RECT 0 47.544 0.024 47.760 ;
    RECT 0 47.784 0.024 33.600 ;
sakundu committed
1664
    LAYER OVERLAP ;
1665
    RECT 0 0 16.720 33.600 ;
sakundu committed
1666 1667 1668 1669
  END
END sram_asap7_64x256_1rw

END LIBRARY