Commit 72640c36 by Zhengyue Zhao

Add new file

parents
RISCV_mm.v 模拟内存
RISCV_driver.v 控制mmu输入
RISCV_pt.v 模拟页表
RISCV_mmu_top.v 顶层文件,调用各个模块
RISCV_for_val.v 待验证mmu模块
test_mmu.v testbench
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment