This PR cleans up the left over code for legacy verilog support which was experimental. The new hardware backend path is now support by VTA via TSIM.
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
task_build.sh | Loading commit data... | |
task_clean.sh | Loading commit data... | |
task_cpp_unittest.sh | Loading commit data... | |
task_golang.sh | Loading commit data... | |
task_java_unittest.sh | Loading commit data... | |
task_lint.sh | Loading commit data... | |
task_python_docs.sh | Loading commit data... | |
task_python_frontend.sh | Loading commit data... | |
task_python_integration.sh | Loading commit data... | |
task_python_nightly.sh | Loading commit data... | |
task_python_topi.sh | Loading commit data... | |
task_python_unittest.sh | Loading commit data... | |
task_python_vta.sh | Loading commit data... | |
task_rust.sh | Loading commit data... | |
task_web_build.sh | Loading commit data... | |
task_web_test.sh | Loading commit data... |