[VTA][TSIM] Use Module instead of RawModule for testbench by creating an empty bundle for the IO (#3242) * use Module instead of RawModule for testbench by creating an empty bundle for the IO * change default back to verilog
