Name |
Last commit
|
Last update |
---|---|---|
.. | ||
api_arith.cc | ||
api_base.cc | ||
api_codegen.cc | ||
api_ir.cc | ||
api_lang.cc | ||
api_pass.cc | ||
api_schedule.cc | ||
api_test.cc |
This PR cleans up the left over code for legacy verilog support which was experimental. The new hardware backend path is now support by VTA via TSIM.
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
api_arith.cc | Loading commit data... | |
api_base.cc | Loading commit data... | |
api_codegen.cc | Loading commit data... | |
api_ir.cc | Loading commit data... | |
api_lang.cc | Loading commit data... | |
api_pass.cc | Loading commit data... | |
api_schedule.cc | Loading commit data... | |
api_test.cc | Loading commit data... |