Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
T
tic
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
wenyuanbo
tic
Commits
a566d36b
Commit
a566d36b
authored
Jul 18, 2018
by
MORITA Kazutaka
Committed by
Tianqi Chen
Jul 17, 2018
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[DOCS][SDACCEL] Update AWS F1 deployment (#1447)
parent
2a1c2ba9
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
1 deletions
+0
-1
docs/deploy/aws_fpga.md
+0
-1
No files found.
docs/deploy/aws_fpga.md
View file @
a566d36b
...
@@ -116,7 +116,6 @@ export XCL_TARGET=hw
...
@@ -116,7 +116,6 @@ export XCL_TARGET=hw
python build.py
python build.py
```
```
The result shows CL_INVALID_PROGRAM error. It is because AWS SDAccel expects awsxclbin binary, but we pass xclbin instead of it. We don't load FPGA image here, so simply ignore the error for now.
-
Create AWS FPGA image and upload it to AWS S3.
-
Create AWS FPGA image and upload it to AWS S3.
```
```
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment