simple & misc =========== Note that some of commands you can not test with checking with testbench so those place in misc. 1. passes/cmds/add.cc Note that here you need to load some existing verilog and add additional wires, inputs or outputs 2. passes/cmds/blackbox.cc you could create design with sub module, execute blackbox and check if sub module is replaced with blackbox module. 3. passes/cmds/bugpoint.cc 4. passes/cmds/chformal.cc 5. passes/cmds/chtype.cc 6. passes/cmds/connect.cc Maybe can be covered together with add command 7.passes/cmds/connwrappers.cc 8. passes/cmds/design.cc missing covering -import option 9.passes/cmds/plugin.cc 10. passes/cmds/rename.cc rename parts of existing design 11. /passes/cmds/select.cc Lot of options is not used , so room to improve 12.passes/cmds/setattr.cc note there are 3 commands to cover here 13. passes/cmds/setundef.cc setting with one, anyseq, anyconst ... 14. passes/sat/assertpmux.cc 15. passes/sat/async2sync.cc 16. passes/sat/eval.cc 17. passes/sat/freduce.cc 18. passes/sat/miter.cc run with -assert option 19. passes/sat/sat.cc many options are not tested 20. passes/sat/sim.cc 21. passes/techmap/flowmap.cc
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
aigmap | Loading commit data... | |
alu | Loading commit data... | |
async2sync | Loading commit data... | |
attrmap | Loading commit data... | |
clk2fflogic | Loading commit data... | |
clk2fflogic_latch | Loading commit data... | |
clk2fflogic_mem | Loading commit data... | |
design_import | Loading commit data... | |
dff2dffe_unmap | Loading commit data... | |
dff2dffs | Loading commit data... | |
dff_d0 | Loading commit data... | |
dffc | Loading commit data... | |
dffcp | Loading commit data... | |
dffr | Loading commit data... | |
dffsr | Loading commit data... | |
extract | Loading commit data... | |
extract_counter | Loading commit data... | |
extract_counter_down | Loading commit data... | |
extract_counter_negative_reset | Loading commit data... | |
extract_counter_no_reset | Loading commit data... | |
extract_counter_sync_reset | Loading commit data... | |
flowmap | Loading commit data... | |
flowmap_latch | Loading commit data... | |
flowmap_mem | Loading commit data... | |
fsm | Loading commit data... | |
fsm_opt | Loading commit data... | |
fsm_unreach | Loading commit data... | |
full_adder | Loading commit data... | |
hierarchy | Loading commit data... | |
inout_port | Loading commit data... | |
inout_port_demote | Loading commit data... | |
macc | Loading commit data... | |
memory | Loading commit data... | |
muxcover | Loading commit data... | |
nlutmap | Loading commit data... | |
reduce | Loading commit data... | |
scripts | Loading commit data... | |
shregmap | Loading commit data... | |
shregmap_resetable | Loading commit data... | |
tristate | Loading commit data... | |
tristate_case | Loading commit data... | |
tristate_const_0 | Loading commit data... | |
tristate_const_1 | Loading commit data... | |
tristate_const_data | Loading commit data... | |
tristate_if | Loading commit data... | |
tristate_proc_asmt | Loading commit data... | |
uniquify | Loading commit data... | |
zinit | Loading commit data... | |
.gitignore | Loading commit data... | |
Makefile | Loading commit data... | |
common.v | Loading commit data... | |
run.sh | Loading commit data... |